ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 21

• Manufacturer Part Number: ep1agx50d
• Description: Arria Gx Device Data Sheet
• Manufacturer: Altera Corporation

Altera Corporation
May 2008
PCI Express (PIPE) Receiver Detect
The Arria GX transmitter buffer has a built-in receiver detection circuit
for use in PCI Express (PIPE) mode. This circuit provides the ability to
detect if there is a receiver downstream by sending out a pulse on the
channel and monitoring the reflection. This mode requires a tri-stated
transmitter buffer (in electrical idle mode).
PCI Express (PIPE) Electric Idles (or Individual Transmitter Tri-State)
The Arria GX transmitter buffer supports PCI Express (PIPE) electrical
idles. This feature is only active in PCI Express (PIPE) mode. The
tx_forceelecidle port puts the transmitter buffer in electrical idle
mode. This port is available in all PCI Express (PIPE) power-down modes
and has specific usage in each mode.
Receiver Path
This section describes the data path through the Arria GX receiver. The
sub-blocks are described in order from the receiver buffer to the
PLD-receiver parallel interface.
Receiver Buffer
The Arria GX receiver input buffer supports the 1.2 V and 1.5 V PCML
I/O standard at rates up to 3.125 Gbps. The common mode voltage of the
receiver input buffer is programmable between 0.85 V and 1.2 V. You
must select the 0.85 V common mode voltage for AC- and DC-coupled
PCML links and 1.2 V common mode voltage for DC-coupled LVDS links.
The receiver has on-chip 100
protocols, as shown in
can be disabled if external terminations and biasing are provided. The
receiver and transmitter differential termination method can be set
independently of each other.
Figure 2–11. Receiver Input Buffer
Input
Pins
Termination
Figure
100 Ω
Ω
2–11. The receiver’s internal termination
differential termination for different
Programmable
Arria GX Device Handbook, Volume 1
Equalizer
Arria GX Architecture
Differential
Buffer
Input
2–13