SAM3SD8C Atmel Corporation, SAM3SD8C Datasheet - Page 853

• Manufacturer Part Number: SAM3SD8C
• Manufacturer: Atmel Corporation

34.14.8
Name:
Address:
Access:
This register can only be written if the WPEN bit is cleared in
• CSTOCYC: Completion Signal Timeout Cycle Number
These fields determine the maximum number of Master Clock cycles that the HSMCI waits between two data block trans-
fers. Its value is calculated by (CSTOCYC x Multiplier).
• CSTOMUL: Completion Signal Timeout Multiplier
These fields determine the maximum number of Master Clock cycles that the HSMCI waits between two data block trans-
fers. Its value is calculated by (CSTOCYC x Multiplier).
These fields determine the maximum number of Master Clock cycles that the HSMCI waits between the end of the data
transfer and the assertion of the completion signal. The data transfer comprises data phase and the optional busy phase. If
a non-DATA ATA command is issued, the HSMCI starts waiting immediately after the end of the response until the comple-
tion signal.
Multiplier is defined by CSTOMUL as shown in the following table:
If the data time-out set by CSTOCYC and CSTOMUL has been exceeded, the Completion Signal Time-out Error flag
(CSTOE) in the HSMCI Status Register (HSMCI_SR) rises.
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
31
23
15
–
–
–
7
–
Value
HSMCI Completion Signal Timeout Register
0
1
2
3
4
5
6
7
30
22
14
HSMCI_CSTOR
0x4000001C
Read-write
–
–
–
6
1048576
65536
Name
1024
4096
CSTOMUL
128
256
16
1
29
21
13
–
–
–
5
Description
CSTOCYC x 1
CSTOCYC x 16
CSTOCYC x 128
CSTOCYC x 256
CSTOCYC x 1024
CSTOCYC x 4096
CSTOCYC x 65536
CSTOCYC x 1048576
28
20
12
–
–
–
4
“HSMCI Write Protect Mode Register” on page
27
19
11
–
–
–
3
26
18
10
–
–
–
2
CSTOCYC
SAM3S8/SD8
SAM3S8/SD8
25
17
–
–
9
–
1
868.
24
16
–
–
8
–
0
853
853