ATxmega128A1 Atmel Corporation, ATxmega128A1 Datasheet - Page 247

• Manufacturer Part Number: ATxmega128A1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128A1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 78
• Ext Interrupts: 78
• Usb Speed: No
• Usb Interface: No
• Spi: 12
• Twi (i2c): 4
• Uart: 8
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 4
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 8
• Output Compare Channels: 24
• Input Capture Channels: 24
• Pwm Channels: 24
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

21.10 USART in Master SPI Mode
21.11 USART SPI vs. SPI
8077H–AVR–12/09
samples per 10-bit frame compared to the previous from 160 to 320. Higher negative scale fac-
tor gives even finer granularity. There is a limit to how high the scale factor can be. A rule of
thumb is that the value 2
frame takes. For instance for 10-bit frames the minimum number of clock cycles is 160. This
means that the highest applicable scale factor is -6 (2
tings the scale factor can be increased.
Using the USART in Master SPI mode (MSPIM) requires the Transmitter to be enabled. The
Receiver can optionally be enabled to serve as the serial input. The XCK pin will be used as the
transfer clock.
As for USART a data transfer is initiated by writing to the DATA location. This is the case for both
sending and receiving data since the transmitter controls the transfer clock. The data written to
DATA is moved from the transmit buffer to the shift register when the shift register is ready to
send a new frame.
The Transmitter and Receiver interrupt flags and corresponding USART interrupts in Master SPI
mode are identical in function to the normal USART operation. The receiver error status flags
are not in use and is always read as zero.
Disabling of the USART transmitter or receiver in Master SPI mode is identical in function to the
normal USART operation.
The USART in Master SPI mode is fully compatible with the SPI regarding:
Since the USART in Master SPI mode reuses the USART resources, the use of the USART in
MSPIM is somewhat different compared to the XMEGA SPI module. In addition to differences of
the control register bits and no SPI slave support, the following features differ between the two
modules:
• Master mode timing diagram.
• The UCPHA bit functionality is identical to the SPI CPHA bit.
• The UDORD bit functionality is identical to the SPI DORD bit.
• The Transmitter USART in Master SPI mode includes buffering. The XMEGA SPI has no
• The Receiver in USART in Master SPI includes an additional buffer level.
• The SPI WCOL (Write Collision) bit is not included in USART in Master SPI mode.
• The SPI double speed mode (SPI2X) bit is not included. However, the same effect is
• Interrupt timing is not compatible.
• Pin control differs due to the master only operation of the USART in Master SPI mode.
transmit buffer.
achieved by setting BSEL accordingly.
BSCALE
must be at least half of the minimum number of clock cycles a
-6
= 64 < 160/2 = 80). For higher BSEL set-
XMEGA A
247