PI7C8154ANAE Pericom Semiconductor, PI7C8154ANAE Datasheet - Page 43

• Manufacturer Part Number: PI7C8154ANAE
• Description: IC PCI-PCI BRIDGE ASYNC 304-PBGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8154ANAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 304-BGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.11.4.2
2.11.4.3
3
FOR DELAYED READ TRANSACTIONS:
FOR POSTED WRITE TRANSACTIONS:
TARGET DISCONNECT
PI7C8154A returns a target disconnect to an initiator when one of the following conditions is met:
See Section 2.6.4 for a description of write address boundaries, and Section 2.7.3 for a description
of read address boundaries.
TARGET ABORT
PI7C8154A returns a target abort to an initiator when one of the following conditions is met:
ADDRESS DECODING
PI7C8154A uses three address ranges that control I/O and memory transaction forwarding. These
address ranges are defined by base and limit address registers in the configuration space. This
chapter describes these address ranges, as well as ISA-mode and VGA-addressing support.
The transaction is being entered into the delayed transaction queue.
The read request has already been queued, but read data is not yet available.
Data has been read from target, but it is not yet at head of the read data queue or a posted write
transaction precedes it.
The delayed transaction queue is full, and the transaction cannot be queued.
A delayed read request with the same address and bus command has already been queued.
A locked sequence is being propagated across PI7C8154A, and the read transaction is not a
locked transaction.
PI7C78154B is currently discarding previously pre-fetched read data.
The target bus is locked and the write transaction is a locked transaction.
Use more than 16 clocks to accept this transaction.
The posted write data buffer does not have enough space for address and at least one DWORD
of write data.
A locked sequence is being propagated across PI7C8154A, and the write transaction is not a
locked transaction.
When a target retry is returned to the initiator of a delayed transaction, the initiator must repeat
the transaction with the same address and bus command as well as the data if it is a write
transaction, within the time frame specified by the master timeout value. Otherwise, the
transaction is discarded from the buffers.
PI7C8154A hits an internal address boundary.
PI7C8154A cannot accept any more write data.
PI7C8154A has no more read data to deliver.
PI7C8154A is returning a target abort from the intended target.
When PI7C8154A returns a target abort to the initiator, it sets the signaled target abort bit in
the status register corresponding to the initiator interface.
Page 43 of 114
ASYNCHRONOUS 2-PORT
DEC 2009 REVISION 1.02
PCI-to-PCI BRIDGE
Advance Information
PI7C8154A