IP-10GETHERNET Altera, IP-10GETHERNET Datasheet - Page 20
IP-10GETHERNET
Manufacturer Part Number
IP-10GETHERNET
Description
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer
Altera
Datasheet
1.IP-10GETHERNET.pdf
(86 pages)
Specifications of IP-10GETHERNET
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Quartus II
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 20 of 86
- Download datasheet (3Mb)
2–14
Getting Started with the 10-Gbps Ethernet IP
read_avalon
Usage
Arguments
write_mdio
Usage
Arguments
read_mdio
Usage
Arguments
f
avalon_read(address_to_read, data_to_read)
address_to_read
data_to_read
write_mdio(clause45, prtadr, devphyadr, regadr, data)
clause45
prtadr
devphyadr
regadr
data
read_mdio(clause45, prtadr, devphyadr, regadr, data)
clause45
prtadr
devphyadr
regadr
data_read
read_avalon
This command creates an Avalon Memory-Mapped (Avalon-MM) read command.
You can use it to read register values.
write_mdio
You can use this command to write the MDIO registers.
read_mdio
You can use this command to read the MDIO registers.
2.4.2.2. Avalon-ST Ethernet Frame Generation Tasks
You can use the following tasks to create ethernet frames to be sent on the Avalon-ST
interface.
For a more information about the Avalon-ST protocol refer to the
Specifications.
gen_valid_frame
Creates a valid frame for transfer using the Avalon-ST protocol.
The address of the register to read.
The data to read from the specified address.
Set to 1 if the MDIO is for clause 45; set to 0 if the MDIO is for clause 22.
Clause 45 PHY port address.
Clause 45 address of device (clause 45) or PHY (clause 22).
MDIO register address. It uses16 bits for clause 45 and the 5 low-order bits for
clause 22.
Write data for the MDIO register.
Set to 1 if the MDIO is for clause 45; set to 0 if the MDIO is for clause 22.
Clause 45 PHY port address.
Clause 45 address of device (clause 45) or PHY (clause 22).
MDIO register address. It uses16 bits for clause 45 and the 5 low-order bits for
clause 22.
Data read from the MDIO register.
Chapter 2: Getting Started with the 10-Gbps Ethernet IP
© July 2010 Altera Corporation
Avalon Interface
Functional Verification
Related parts for IP-10GETHERNET
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: