HPIXF1104BE.B1-994579 Cortina Systems Inc, HPIXF1104BE.B1-994579 Datasheet - Page 47

• Manufacturer Part Number: HPIXF1104BE.B1-994579
• Description: IC ETH MAC SPI3 4PORT 552-BGA
• Manufacturer: Cortina Systems Inc

Specifications of HPIXF1104BE.B1-994579

• Controller Type: Ethernet Controller, MAC
• Interface: SPI-3
• Voltage - Supply: 1.2V, 2.5V, 3.3V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 575-BCBGA Exposed Pad (552 Bumps)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 1008-1020

IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
Table 5
Cortina Systems
GMII Interface Signal Descriptions (Sheet 1 of 2)
®
Signal Name
TXD7_0
TXD6_0
TXD5_0
TXD4_0
TXD3_0
TXD2_0
TXD1_0
TXD0_0
TXD7_1
TXD6_1
TXD5_1
TXD4_1
TXD3_1
TXD2_1
TXD1_1
TXD0_1
TXD7_2
TXD6_2
TXD5_2
TXD4_2
TXD3_2
TXD2_2
TXD1_2
TXD0_2
TXD7_3
TXD6_3
TXD5_3
TXD4_3
TXD3_3
TXD2_3
TXD1_3
TXD0_3
TX_EN_0
TX_EN_1
TX_EN_2
TX_EN_3
TX_ER_0
TX_ER_1
TX_ER_2
TX_ER_3
TXC_0
TXC_1
TXC_2
TXC_3
Note:
IXF1104 4-Port Gigabit Ethernet Media Access Controller
Refer to the RGMII interface for shared data and clock signals.
Ball Designator
AA18
AA20
AB19
AD16
AB23
AB22
AB21
AB20
AA16
AA14
AC22
AD17
AB13
AC20
AB14
W14
AC3
AC9
AD8
AD9
AC7
AD6
AD7
AB4
AB3
AA3
AB8
AA7
AB9
AB7
Y15
V17
V16
V15
V14
AB2
V12
AA1
W1
Y4
Y3
Y2
Y1
Y8
Output
Output
Output
Output
Type
Standard
CMOS
CMOS
CMOS
CMOS
2.5 V
2.5 V
2.5 V
2.5 V
Description
Transmit Data.
Each bus carries eight data bits [7:0] of
the transmitted data stream to the PHY
device.
RGMII Mode: When a port is
configured in copper mode and the
RGMII interface is selected, only bits
TXD[3:0]_n are used. The data is
transmitted on both edges of TXC_0:3.
Fiber Mode: The following signals
have multiplexed functions when a port
is configured in fiber mode:
TXD4_n: TX_DISABLE_0:3
Transmit Enable.
TX_EN indicates that valid data is
being driven on the corresponding
Transmit Data: TXD_0, TXD_1, TXD_2,
and TXD_3.
Transmit Error:
TX_ER indicates a transmit error in the
corresponding Transmit Data: TXD_0,
TXD_1, TXD_2, and TXD_3.
Source Synchronous Transmit
Clock.
This clock is supplied synchronous to
the transmit data bus in either RGMII or
GMII mode.
Note:
Shares the same balls as RXC
on the RGMII interface.
Page 47