HPIXF1104BE.B1-994579 Cortina Systems Inc, HPIXF1104BE.B1-994579 Datasheet - Page 111

no-image

HPIXF1104BE.B1-994579

Manufacturer Part Number
HPIXF1104BE.B1-994579
Description
IC ETH MAC SPI3 4PORT 552-BGA
Manufacturer
Cortina Systems Inc

Specifications of HPIXF1104BE.B1-994579

Controller Type
Ethernet Controller, MAC
Interface
SPI-3
Voltage - Supply
1.2V, 2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
575-BCBGA Exposed Pad (552 Bumps)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
1008-1020

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
National
Quantity:
48
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
5.8.2
Table 30
5.8.3
Note:
Figure 29
Cortina Systems
Mode 1: (LED_SEL_MODE = 1): This mode is used with standard TTL (74LS599) or
HCMOS (74HC599) octal shift registers with latches, providing the most general and cost-
effective implementation of the serial data stream conversion.
In addition to these physical modes of operation, there are two types of specific LED data
decodes available for fiber and copper modes. This option is a global selection and controls
the operation of all ports (see
LED Interface Signal Description
The IXF1104 MAC LED interface consists of three output signal signals that are 2.5 V
CMOS level pads.
LED Interface Signal Descriptions
Mode 0: Detailed Operation
Please refer to the SGS Thompson* M5450 datasheet for device-operation information.
The operation of the LED Interface in Mode 0 is based on a 36-bit counter loop. The data for
each LED is placed in turn on the serial data line and clocked out by the LED_CLK.
29
bit.
Figure 29
the falling edge of the clock and is valid for almost the entire clock cycle. This ensures that
the data is valid during the rising edge of the LED_CLK, which clocks the data into the
M5450 device.
The actual data shown in
DATA. The 36-bit data chain is built up as follows:
Mode 0 Timing
®
IXF1104 4-Port Gigabit Ethernet Media Access Controller
LED_LATCH
LED_DATA
LED_LATCH
shows the basic timing relationship and relative positioning in the data stream of each
Pin Name
LED_CLK
LED_DATA
LED_CLK
shows the 36 clocks that are output on the LED_CLK pin. The data is changed on
Pin #
K24
M22
L22
Table 30
1
Pin Description
This signal is an output that provides a continuous clock synchronous to the
serial data stream output on the LED_DATA pin. This clock has a maximum
speed of 720 Hz.
The behavior of this signal remains constant in all modes of operation.
This signal provides the data, in various formats, as a serial bit stream. The data
must be valid on the rising edge of the LED_CLK signal.
In Mode 0, the data presented on this pin is TRUE (Logic 1 = High).
In Mode 1, the data presented on this pin is INVERTED (Logic 1 = Low).
This is an output pin, and the signal is used only in Mode 1 as the Latch enable
for the shift register chain.
This signal is not used in Mode 0, and should be left unconnected.
2
Figure 29
provides LED signal names, pin numbers, and descriptions.
3
Table 108, LED Control ($0x509), on page
1
4
consists of a chain of 36 bits, 12 of which are valid LED
25
22 23 24 25 26 27 28 29 30
26
27
28
29
30
31
32
33
182).
34
35
Page 111
Figure

Related parts for HPIXF1104BE.B1-994579