UPD78F0386GK-8EU-A Renesas Electronics America, UPD78F0386GK-8EU-A Datasheet - Page 142

• Manufacturer Part Number: UPD78F0386GK-8EU-A
• Description: MCU 96KB FLASH 5KB RAM
• Manufacturer: Renesas Electronics America
• Series: 78K0/Lx2r

Specifications of UPD78F0386GK-8EU-A

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: LCD, LVD, POR, PWM, WDT
• Number Of I /o: 26
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

140
(2) Example of setting procedure when using the external subsystem clock
(3) Example of setting procedure when using the subsystem clock as the CPU clock
(4) Example of setting procedure when stopping the subsystem clock
<1> Setting XT1 and XT2 pins, selecting XT1 clock/external clock and controlling oscillation (PCC and
Caution Do not change the value of XTSTART, EXCLKS, and OSCSELS while the subsystem clock is
<1> Setting subsystem clock oscillation
<2> Switching the CPU clock (PCC register)
<1> Confirming the CPU clock status (PCC and MCM registers)
<2> Stopping the subsystem clock (OSCCTL register)
Caution1. Be sure to confirm that CLS = 0 when clearing OSCSELS to 0. In addition, stop the watch
Confirm with CLS and MCS that the CPU is operating on a clock other than the subsystem clock.
OSCCTL registers)
When XTSTART is cleared to 0 and EXCLKS and OSCSELS are set to 1, the mode is switched from
port mode to external clock input mode. In this case, input the external clock to the EXCLKS/XT2/P124
pins.
(See 5.6.3 (1) Example of setting procedure when oscillating the XT1 clock and (2) Example of
setting procedure when using the external subsystem clock.)
Note The setting of <1> is not necessary when while the subsystem clock is operating.
When CSS is set to 1, the subsystem clock is supplied to the CPU.
When CLS = 1, the subsystem clock is supplied to the CPU, so change the CPU clock to the internal
high-speed oscillation clock or high-speed system clock.
When OSCSELS is cleared to 0, XT1 oscillation is stopped (the input of the external clock is disabled).
XTSTART
2. The subsystem clock oscillation cannot be stopped using the STOP instruction.
CSS
CLS
operating.
0
0
0
1
1
timer if it is operating on the subsystem clock.
EXCLKS
PCC2
MCS
0
1
1
0
0
0
0
1
Other than above
OSCSELS
Internal high-speed oscillation clock
High-speed system clock
Subsystem clock
PCC1
1
CHAPTER 5 CLOCK GENERATOR
0
0
1
1
0
User’s Manual U17504EJ2V0UD
Note
External clock input
mode
Subsystem Clock Pin
Operation Mode of
PCC0
0
1
0
1
0
f
Setting prohibited
SUB
CPU Clock Status
/2
I/O port
CPU Clock (f
P123/XT1 Pin
CPU
) Selection
External clock input
EXCLKS Pin
P124/XT2/