UPD78F0500AMC-CAB-AX Renesas Electronics America, UPD78F0500AMC-CAB-AX Datasheet - Page 309

• Manufacturer Part Number: UPD78F0500AMC-CAB-AX
• Description: MCU 8BIT 30SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2r

Specifications of UPD78F0500AMC-CAB-AX

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 23
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0/Kx2
R01UH0008EJ0401 Rev.4.01
Jul 15, 2010
Figure 7-35. Example of Register Settings in Clear & Start Mode Entered by TI00n Pin Valid Edge Input (1/2)
(a) 16-bit timer mode control register 0n (TMC0n)
(b) Capture/compare control register 0n (CRC0n)
(c) 16-bit timer output control register 0n (TOC0n)
Note The timer output (TO0n) cannot be used when detecting the valid edge of the TI01n pin is used.
Remark n = 0:
0
0
0
n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products
OSPT0n
0
0
0
78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2,
78K0/KD2 products
OSPE0n
0
0
0
TOC0n4
0
0
0/1
TMC0n3 TMC0n2 TMC0n1
LVS0n
1
0
0/1
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
CRC0n2 CRC0n1 CRC0n0
0/1
LVR0n
0
0/1
TOC0n1
0/1
0/1
0/1
OVF0n
0/1
0
TOE0n
0/1
0: Inverts TO0n output on match
1: Inverts TO0n output on match
Clears and starts at valid
edge input of TI00n pin.
0: CR00n used as compare register
1: CR00n used as capture register
0: TI01n pin is used as capture
1: Reverse phase of TI00n pin is
0: CR01n used as compare register
1: CR01n used as capture register
0: Disables TO0n output
1: Enables TO0n output
Specifies initial value of
TO0n output F/F
00: Does not invert TO0n output on match
01: Inverts TO0n output on match between
10: Inverts TO0n output on match between
11: Inverts TO0n output on match between
between TM0n and CR00n/CR01n.
between TM0n and CR00n/CR01n
and valid edge of TI00n pin.
trigger of CR00n.
used as capture trigger of CR00n.
between TM0n and CR00n/CR01n.
TM0n and CR00n.
TM0n and CR01n.
TM0n and CR00n/CR01n.
Note
309