SAA7114HV2T NXP Semiconductors, SAA7114HV2T Datasheet - Page 46

no-image

SAA7114HV2T

Manufacturer Part Number
SAA7114HV2T
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAA7114HV2T

Lead Free Status / RoHS Status
Supplier Unconfirmed
Philips Semiconductors
SAA7114_3
Product data sheet
Where:
The use of the prescaler results in a XACL[5:0] and XC2_1 dependent gain
amplification. The amplification can be calculated according to the equation:
DC gain = (XC2_1 + 1)
It is recommended to use sequence lengths and weights, which results in a 2
amplification, as these amplitudes can be renormalized by the XDCG[2:0] controlled
shifter of the prescaler.
The renormalization range of XDCG[2:0] is 1,
Other amplifications have to be normalized by using the following BCS control circuitry. In
these cases the prescaler has to be set to an overall gain of
sequence of ‘1 + 1 + 1’ (XACL[5:0] = 2 and XC2_1 = 0), XDCG[2:0] must be set to ‘010’,
this equals
value = lower integer of
The use of XACL[5:0] is XPSC[5:0] dependent. XACL[5:0] must be < 2
XACL[5:0] can be used to find a compromise between bandwidth (sharpness) and alias
effects.
Remark: Due to bandwidth considerations XPSC[5:0] and XACL[5:0] can be chosen
differently to the previously mentioned equations or
able to scale in the range from zooming up by factor 3 to downscaling by a factor of
1024
Figure 29
Table 12
than given in
amplification needs to be compensated by the BCS control, according to the equation:
Where:
For example, if XACL[5:0] = 5, XC2_1 = 1, then the DC gain = 10 and the required
XDCG[2:0] = 4.
The horizontal source acquisition timing and the prescaling ratio is identical for both the
luminance path and chrominance path, but the FIR filter settings can be defined differently
in the two channels.
CONT[7:0]
The range is 1 to 63 (value 0 is not allowed)
Npix_in = number of input pixel, and
Npix_out = number of desired output pixel over the complete horizontal scaler
2
DC gain = (XC2_1 + 1)
8191
XDCG[2:0]
.
shows the recommended prescaler programming. Other programming, other
and
1
=
4
Table
and the BCS has to amplify the signal to
SATN[7:0]
Figure 30
DC gain
12, may result in better alias suppression, but the resulting DC gain
Rev. 03 — 17 January 2006
4
show some resulting frequency characteristics of the prescaler.
3
XACL[5:0] + (1
=
lower integer of
64).
XACL[5:0] + (1
------------------------------- -
DC gain 64
XC2_1)
2
XDCG[2:0]
1
XC2_1)
2
down to
Table
PAL/NTSC/SECAM video decoder
4
3
1
12, as the H-phase scaling is
(SATN[7:0] and CONT[7:0]
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
128
.
1, e.g. for an accumulation
SAA7114
XPSC[5:0].
N
DC gain
46 of 144
----- -
2
1
N

Related parts for SAA7114HV2T