M306N4FGTFP Renesas Electronics America, M306N4FGTFP Datasheet - Page 278

• Manufacturer Part Number: M306N4FGTFP
• Description: IC M16C MCU FLASH 100QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/6Nr

Specifications of M306N4FGTFP

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 10K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

M16C/6N Group (M16C/6N4)
Rev.2.40
REJ09B0009-0240
Figure 21.2 ROMCP Register
Figure 21.3 Address for ID Code Stored
ROM Code Protect Control Address
NOTES:
b7
1. The ROMCP address is set to FFh when a block, including the ROMCP address, is erased.
2. When the ROM code protection is active by the ROMCP1 bit setting, the flash memory is protected against
3. Set bits 5 to 0 to 111111b when the ROMCP1 bit is set to a value other than 11b.
4. To make the ROM code protection inactive, erase a block including the ROMCP address in CPU rewrite
5. When a value of the ROMCP address is 00h or FFh, the ROM code protect function is disabled.
Apr 14, 2006
b6
reading or rewriting in parallel I/O mode.
If bits 5 to 0 are set to values other than 111111b, the ROM code protection may not become active by
setting the ROMCP1 bit to a value other than 11b.
mode, standard serial I/O mode, or CAN I/O mode.
b5
1 1
b4
b3
1
0FFFDFh to 0FFFDCh
0FFFE3h to 0FFFE0h
0FFFE7h to 0FFFE4h
0FFFEBh to 0FFFE8h
0FFFEFh to 0FFFECh
0FFFF3h to 0FFFF0h
0FFFF7h to 0FFFF4h
0FFFFBh to 0FFFF8h
0FFFFFh to 0FFFFCh
b2
1
page 254 of 376
b1
Address
1 1
b0
Bit Symbol
ROMCP1
(b5-b0)
-
ROMCP
Symbol
ROMCP
ID1
ID2
ID3
ID4
ID5
ID6
ID7
Reserved bits
ROM code protect level 1
set bit
Undefined instruction vector
Overflow vector
BRK instruction vector
Address match vector
Single step vector
Oscillation stop and re-oscillation detection/Watchdog timer vector
DBC vector
NMI vector
Reset vector
(5)
(1) (2) (3) (4)
0FFFFFh
Bit Name
Address
4 bytes
Value when Shipped
Set to 1
b7 b6
0 0 :
0 1 :
1 0 :
1 1 : ROM code protection inactive
FFh
(1)
ROM code protection
active
Function
21. Flash Memory Version
RW
RW
RW
RW