H8S2110B RENESAS [Renesas Technology Corp], H8S2110B Datasheet - Page 97

• Manufacturer Part Number: H8S2110B
• Description: Renesas 16-Bit Single-Chip Microcomputer Renesas H8S Family/H8S/2100 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

4.3
A reset has the highest exception priority. When the RES pin goes low, all processing halts and
this LSI enters the reset. To ensure that this LSI is reset, hold the RES pin low for at least 20 ms at
power-on. To reset the chip during operation, hold the RES pin low for at least 20 states. A reset
initializes the internal state of the CPU and the registers of on-chip peripheral modules. The chip
can also be reset by overflow of the watchdog timer. For details, see section 11, Watchdog Timer
(WDT).
4.3.1
When the RES pin goes high after being held low for the necessary time, this LSI starts reset
exception handling as follows:
1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized
2. The reset exception handling vector address is read and transferred to the PC, and program
Figure 4.1 shows an example of the reset sequence.
and the I bit is set to 1 in CCR.
execution starts from the address indicated by the PC.
Reset
Reset Exception Handling
φ
RES
Internal address bus
Internal read signal
Internal write signal
Internal data bus
(1) Reset exception handling vector address ((1) = H'0000)
(2) Start address (contents of reset exception handling vector address)
(3) Start address ((3) = (2))
(4) First program instruction
Figure 4.1 Reset Sequence (Mode 3)
Vector
fetch
(1)
(2)
processing
Internal
High
Rev. 2.00 Mar 21, 2006 page 59 of 518
Prefetch of first program
instruction
(3)
(4)
Section 4 Exception Handling
REJ09B0299-0200