SAF82525 Infineon Technologies AG, SAF82525 Datasheet - Page 105

no-image

SAF82525

Manufacturer Part Number
SAF82525
Description
Data Communications ICs
Manufacturer
Infineon Technologies AG
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAF82525
Manufacturer:
S
Quantity:
32
Part Number:
SAF82525H
Manufacturer:
NEC
Quantity:
10
Part Number:
SAF82525HV2.1
Manufacturer:
INFINEON
Quantity:
490
Part Number:
SAF82525N
Quantity:
2 000
Part Number:
SAF82525N
Quantity:
5 510
Part Number:
SAF82525N
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
SAF82525N V2.1G-HSCX
Quantity:
1 500
Part Number:
SAF82525N-V2.1
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SAF82525N-V21
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
SAF82525NV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
SAF82525NV2.2
0
ITF/OIN … Interframe Time Fill/One Insertion
ODS … Output Driver Select
CM2, CM1, CMO … Clock Mode
Note:
Semiconductor Group
The function of this bit depends on the selected serial port configuration (bit SC0)
Defines the function of the transmit data pins (T DA, T DB)
0. . .T D pins are open drain outputs
1. . .T D pins are push-pull outputs
Selects one of the 8 different clock modes
000
.
.
.
111
Point-to-point configurations: ITF
Determines the idle (= no data to send) state of the transmit data pins (T DA, T DB)
0 … Continuous IDLE sequences are output (T D pins remain in the "1" state)
1 … Continuous FLAG sequences are output ("01111110" bit patterns)
Bus configurations: OIN
In bus configurations, the ITF is implicitly set to 0, i.e. continuous "1"s are transmitted,
and data encoding is NRZ!
When this bit is set, a "ONE" insertion (deletion) mechanism is activated, inserting a "1"
after seven consecutive "0"s in the transmit data stream or deleting a "1" in the receive
data stream.
Similar to the HDLC’s bit-stuffing mechanism (inserting a "0" after five consecutive "1"s),
this method proves to be advantageous when the receive clock is recovered from the
receive data stream by means of DPLL, because it is guaranteed that at least after seven
bits a transition occurs in the receive data in case of long "0" sequences!
Since in time-slot oriented systems the T D pin is not tristated automatically out of the
programmed time-slot, the T
oriented bus systems.
clock mode 0
.
.
.
clock mode 7
D pin should be configured as open drain in time-slot
105
SAB 82525
SAB 82526
SAF 82525
SAF 82526

Related parts for SAF82525