ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 30

• Manufacturer Part Number: ISP1362EE/01
• Description: Single-chip Universal Serial Bus On-The-Go controller
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
10. Power-on reset (POR)
9397 750 12337
Product data
9.7.3 Combining INT1 and INT2
9.7.4 Behavior difference between level-triggered and edge-triggered interrupts
The DcMode register (bit 3) is the overall DC interrupt enable.
DcHardwareConfiguration determines the following features:
For details on the interrupt logic in the DC, refer to the Interrupt Control application
note.
In some embedded systems, interrupt inputs to the CPU are a very scarce resource.
The system designer might want to use just one interrupt line to serve the HC, the DC
and the OTG controller. In such a case, make sure the OneINT feature is activated.
When OneINT (bit 9 of the HcHardwareConfiguration register) is set to logic 1, both
the INT1 (HC or OTG controller) interrupt and the INT2 (DC) interrupt are routed to
pin INT1, thereby reducing hardware resource requirements.
Remark: Both the host controller (or OTG controller) and the device controller
interrupts must be set to the same polarity (active HIGH or active LOW) and the same
trigger type (edge or level). Failure to conform to this will lead to unpredictable
behavior of the ISP1362.
In many microprocessor systems, the operating system disables an interrupt when it
is in an Interrupt Service Routine (ISR). If there is an interrupt event during this
period, it will lead to:
Level-triggered interrupt:
system takes no action because it disables the interrupt when it is in the ISR. The
interrupt line of the ISP1362 remains asserted. When the operating system exits the
ISR and re-enables the interrupt processing, it sees the asserted interrupt line and
immediately enters the ISR.
Edge-triggered interrupt:
takes no action because it disables the interrupt when it is in the ISR. The interrupt
line of the ISP1362 goes back to the inactive state. When the operating system exits
the ISR and re-enables the interrupt processing, it sees no pending interrupt. As a
result, the interrupt is missed.
If the system needs to know whether an interrupt (approximately 160 ns pulse width)
occurs during this period, it may read the Hc PInterrupt register (see
When V
(t
(2.03 V).
•
•
•
•
PORP
DcInterruptEnable
DcInterrupt.
Level-triggered or edge-triggered (bit 1)
Output polarity (bit 0).
) will be typically 800 ns. The pulse is started when V
CC
is directly connected to the RESET pin, the internal POR pulse width
Rev. 03 — 06 January 2004
When the ISP1362 outputs a pulse, the operating system
When the ISP1362 interrupt asserts, the operating
Single-chip USB OTG controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
CC
rises above V
ISP1362
Table
68).
trip
30 of 150