ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 104

no-image

ISP1362EE/01

Manufacturer Part Number
ISP1362EE/01
Description
Single-chip Universal Serial Bus On-The-Go controller
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Table 87:
9397 750 12337
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
HcINTLBlkSize register: bit allocation
R/W
15
7
0
-
-
15.8.3 HcINTLBlkSize register (R/W: 53H/D3H)
15.8.4 HcINTLPTDDoneMap register (R: 17H)
The HCD is first required to initialize the HcTransferCounter register with the byte
count to be transferred and check the HcBufferStatus register. The HCD then sends
the command (43H for reading of the INTL buffer, and C3H for writing to the INTL
buffer) to the HC through the I/O port of the microprocessor. After the command is
sent, the HCD starts reading data from the INTL buffer or writing data to the INTL
buffer. While the HCD is accessing the buffer, the buffer pointer of INTL also
increases automatically. When the pointer has reached the initialized byte count of
the HcTransferCounter register, the HC sets the AllEOTInterrupt bit of the
Hc PInterrupt register to logic 1 and updates the HcBufferStatus register.
The ISP1362 requires the INTL buffer to be partitioned into several equal sized blocks
so that the HC can skip the current PTD and proceed to process the next PTD easily.
The block size of the INTL buffer is required to be specified in this register and must
be a multiple of 8 bytes. The default value of the block size is 64 bytes, and the
maximum allowable block size is 1024 bytes.
register.
Code (Hex): 53 — read
Code (Hex): D3 — write
Table 88:
This is a 32-bit register, and the bit description is given in
register represents the processing status of a PTD. Bit 0 of the register represents the
first PTD stored in the INTL buffer, bit 1 represents the second PTD stored in the
buffer, and so on. The register is updated once every ms by the HC and is cleared
upon read by the HCD. Bits that are set representing its corresponding PTDs are
processed by the HC and the ACK token is received from the device.
Code (Hex): 17 — read only
Bit
15 to 10
9 to 0
R/W
14
6
0
-
-
HcINTLBlkSize register: bit description
Symbol
-
BlockSize[9:0]
R/W
13
5
0
-
-
Rev. 03 — 06 January 2004
reserved
R/W
Description
reserved
The block size of the INTL buffer.
12
4
0
-
-
BlockSize[7:0]
R/W
11
3
0
-
-
Table 87
Single-chip USB OTG controller
R/W
10
2
0
-
-
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
shows the bit allocation of the
Table
89. Every bit of the
R/W
R/W
9
0
1
0
BlockSize[9:8]
ISP1362
104 of 150
R/W
R/W
8
0
0
0

Related parts for ISP1362EE/01