ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 29

• Manufacturer Part Number: ISP1362EE/01
• Description: Single-chip Universal Serial Bus On-The-Go controller
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
9397 750 12337
Product data
9.7.2 Interrupt in the DC
The interrupt level 2 (OPR group) contains six possible interrupt events (recorded in
the HcInterruptStatus register). When any of these events occurs, the corresponding
bit would be set to logic 1, and if the corresponding bit in the HcInterruptEnable
register is also logic 1, the 6-input OR gate would output logic 1. This output is
combined with the value of MIE (bit 31 of HcInterruptEnable) using the AND
operation and logic 1 output at this AND gate will cause the OPR bit in the
Hc PInterrupt register to be set to logic 1.
The interrupt level 2 (OTG group) contains 11 possible interrupt events (recorded in
the OtgInterrupt register). When any of these events occurs, the corresponding bit
would be set to logic 1, and if the corresponding bit in the OtgInterruptEnable register
is also logic 1, the 11-input OR gate would output logic 1 and cause the OTG_IRQ bit
in the Hc PInterrupt register to be set to logic 1.
The level 1 interrupts contains 10 possible interrupt events. The Hc PInterrupt and
Hc PInterruptEnable registers work in the same way as the HcInterruptStatus and
HcInterruptEnable registers. The output from the 10-input OR gate is connected to a
latch, which is controlled by InterruptPinEnable (the bit 0 of HcHardwareConfiguration
register).
When the software wishes to temporarily disable the interrupt output of the
ISP1362 HC and OTGC, follow this procedure:
To re-enable the interrupt generation, set the InterruptPinEnable bit to logic 1.
Remark: The InterruptPinEnable bit in the HcHardwareConfiguration register
controls the latch of the interrupt output. When this bit is set to logic 0, the interrupt
output will remain unchanged, regardless of any operation on the interrupt control
registers.
If INT1 is asserted, and the HCD wishes to temporarily mask off the INT signal
without clearing the Hc PInterrupt register, follow this procedure:
To re-enable the interrupt generation:
The registers that control the interrupt generation in the ISP1362 DC are:
•
•
1. Set the InterruptPinEnable bit in HcHardwareConfiguration register to logic 1.
2. Clear all bits in the Hc PInterrupt register.
3. Set the InterruptPinEnable bit to logic 0.
1. Make sure that the InterruptPinEnable bit is set to logic 1.
2. Clear all bits in the Hc PInterruptEnable register.
3. Set the InterruptPinEnable bit to logic 0.
1. Set all bits in the Hc PInterruptEnable register according to the HCD
2. Set the InterruptPinEnable bit to logic 1.
DcMode (bit 3)
DcHardwareConfiguration (bits 0 and 1)
requirements.
Rev. 03 — 06 January 2004
Single-chip USB OTG controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1362
29 of 150