PIC18C658 MICROCHIP [Microchip Technology], PIC18C658 Datasheet - Page 97

no-image

PIC18C658

Manufacturer Part Number
PIC18C658
Description
High-Performance Microcontrollers with CAN Module
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18C658-1/CL
Manufacturer:
Microchip
Quantity:
6
Part Number:
PIC18C658-1/L
Manufacturer:
Microchip
Quantity:
6
Part Number:
PIC18C658-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-ES
Manufacturer:
Microchip
Quantity:
131
Part Number:
PIC18C658-I/L
Manufacturer:
Microchip
Quantity:
385
Part Number:
PIC18C658-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-I/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18C658-I/PT
Manufacturer:
Microchip
Quantity:
601
Part Number:
PIC18C658-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658T-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
8.5
PORTE is an 8-bit wide, bi-directional port. The corre-
sponding Data Direction register is TRISE. Setting a
TRISE bit (=1) will make the corresponding PORTE pin
an input (i.e., put the corresponding output driver in a
hi-impedance mode). Clearing a TRISE bit (=0) will
make the corresponding PORTE pin an output (i.e., put
the contents of the output latch on the selected pin).
Read-modify-write operations on the LATE register
reads and writes the latched output value for PORTE.
PORTE is an 8-bit port with Schmitt Trigger input buff-
ers. Each pin is individually configurable as an input or
output. PORTE is multiplexed with several peripheral
functions (Table 8-9).
FIGURE 8-8:
 2000 Microchip Technology Inc.
PORTE, TRISE and LATE Registers
Note 1:
Peripheral Out Select
Peripheral Data Out
Peripheral Data In
Peripheral Enable
RD PORTE
WR TRISE
WR LATE
or
WR PORTE
Data Bus
PORTE BLOCK DIAGRAM
I/O pins have diode protection to V
RE0
RE1
RE2
RE3
RE4
RE5
RE6
RE7
Pin
TRIS Latch
Data
D
D
CK
RD TRISE
CK
Latch
RD LATE
Override
Q
Q
Q
Q
Advanced Information
Yes
Yes
Yes
No
No
No
No
No
TRIS OVERRIDE
DD
Peripheral
PSP
PSP
PSP
and V
Override
TRIS
SS
0
1
.
Q
EXAMPLE 8-5:
CLRF
CLRF
MOVLW
MOVWF
EN
D
PORTE
LATE
0x03
TRISE
Schmitt
Trigger
V
V
N
P
SS
DD
INITIALIZING PORTE
; Initialize PORTE by
; clearing output
; data latches
; Alternate method
; to clear output
; data latches
; Value used to
; initialize data
; direction
; Set RE1:RE0 as inputs
; RE7:RE2 as outputs
PIC18CXX8
DS30475A-page 97
I/O Pin
(1)

Related parts for PIC18C658