PIC18C658 MICROCHIP [Microchip Technology], PIC18C658 Datasheet - Page 127

• Manufacturer Part Number: PIC18C658
• Description: High-Performance Microcontrollers with CAN Module
• Manufacturer: MICROCHIP [Microchip Technology]

14.0
Each CCP (Capture/Compare/PWM) module contains
a 16-bit register that can operate as a 16-bit capture
register, as a 16-bit compare register, or as a PWM
Duty Cycle register. Table 14-1 shows the timer
resources of the CCP module modes.
The operation of CCP1 is identical to that of CCP2, with
the exception of the special event trigger and the CAN
message timestamp received. (Refer to “CAN Module”,
REGISTER 14-1: CCP1CON REGISTER
 2000 Microchip Technology Inc.
CCP2CON
CCP1CON
CAPTURE/COMPARE/PWM
(CCP) MODULES
bit 7-6
bit 5-4
bit 3-0
Legend:
R = Readable bit
- n = Value at POR
bit 7
bit 7
Unimplemented: Read as '0'
DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0
Capture Mode:
Unused
Compare Mode:
Unused
PWM Mode:
These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits
(DCx9:DCx2) of the duty cycle are found in CCPRxL.
CCPxM3:CCPxM0: CCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets CCPx module)
0001 = Reserved
0010 = Compare mode, toggle output on match (CCPxIF bit is set)
0011 = Capture mode, CAN message received (CCP1 only)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode,
1001 = Compare mode,
1010 = Compare mode,
1011 = Compare mode,
11xx = PWM mode
CCP2CON REGISTER
U-0
U-0
—
—
Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
Generate software interrupt on compare match
(CCPIF bit is set, CCP pin is unaffected)
Trigger special event (CCPIF bit is set, reset TMR1 or TMR3)
U-0
U-0
—
—
Advanced Information
DC1B1
DC2B1
R/W-0
R/W-0
W = Writable bit
’1’ = Bit is set
DC1B0
DC2B0
R/W-0
R/W-0
Section 17.0 for CAN operation.) Therefore, operation
of a CCP module in the following sections is described
with respect to CCP1.
Table 14-2 shows the interaction of the CCP modules.
Register 14-1 shows the CCPx Control registers
(CCPxCON). For the CCP1 module, the register is
called CCP1CON and for the CCP2 module, the regis-
ter is called CCP2CON.
CCP1M3
CCP2M3
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
R/W-0
R/W-0
CCP1M2
CCP2M2
R/W-0
R/W-0
PIC18CXX8
x = Bit is unknown
CCP1M1
CCP2M1
R/W-0
R/W-0
DS30475A-page 127
CCP1M0
CCP2M0
R/W-0
R/W-0
bit 0
bit 0