PIC18C658 MICROCHIP [Microchip Technology], PIC18C658 Datasheet - Page 267

no-image

PIC18C658

Manufacturer Part Number
PIC18C658
Description
High-Performance Microcontrollers with CAN Module
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18C658-1/CL
Manufacturer:
Microchip
Quantity:
6
Part Number:
PIC18C658-1/L
Manufacturer:
Microchip
Quantity:
6
Part Number:
PIC18C658-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-ES
Manufacturer:
Microchip
Quantity:
131
Part Number:
PIC18C658-I/L
Manufacturer:
Microchip
Quantity:
385
Part Number:
PIC18C658-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658-I/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18C658-I/PT
Manufacturer:
Microchip
Quantity:
601
Part Number:
PIC18C658-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18C658T-E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
23.1
ADDLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
2000 Microchip Technology Inc.
Before Instruction
After Instruction
Decode
Instruction Set
WREG
N
OV
C
DC
Z
WREG
N
OV
C
DC
Z
Q1
=
=
=
=
=
=
=
=
=
=
=
=
ADD literal to W
[ label ] ADDLW
0
(WREG) + k
N,OV, C, DC, Z
The contents of WREG are added
to the 8-bit literal ’k’ and the result is
placed in WREG.
1
1
ADDLW
literal ’k’
Read
0000
Q2
0x10
?
?
?
?
?
0x25
0
0
0
0
0
k
255
0x15
1111
Process
Data
Q3
WREG
k
kkkk
Advanced Information
Write to W
Q4
kkkk
ADDWF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
Before Instruction
After Instruction
Decode
WREG
REG
N
OV
C
DC
Z
WREG
REG
N
OV
C
DC
Z
Q1
=
=
=
=
=
=
=
=
=
=
=
=
=
=
register ’f’
ADD W to f
[ label ] ADDWF
0
d
a
(WREG) + (f)
N,OV, C, DC, Z
Add WREG to register ’f’. If ’d’ is 0,
the result is stored in WREG. If ’d’
is 1, the result is stored back in reg-
ister 'f' (default). If ’a’ is 0, the
Access Bank will be selected. If ’a’
is 1, the Bank will be selected as
per the BSR value.
1
1
ADDWF
Read
0010
Q2
0x17
0xC2
?
?
?
?
?
0xD9
0xC2
1
0
0
0
0
f
[0,1]
[0,1]
PIC18CXX8
255
01da
REG, W
Process
Data
Q3
DS30475A-page 267
dest
f [,d] [,a]
ffff
destination
Write to
Q4
ffff

Related parts for PIC18C658