DAC1408D650HW/C1 NXP [NXP Semiconductors], DAC1408D650HW/C1 Datasheet - Page 76

no-image

DAC1408D650HW/C1

Manufacturer Part Number
DAC1408D650HW/C1
Description
Manufacturer
NXP [NXP Semiconductors]
Datasheet
NXP Semiconductors
DAC1408D650_1
Objective data sheet
10.15.2.12 Page 7 bit definition detailed description
Please refer to
tables, all the values emphasized in bold are the default values.
Table 154. LN2_CFG_0 register (address 00h) bit description
Default settings are shown highlighted.
Table 155. LN2_CFG_1 register (address 01h) bit description
Default settings are shown highlighted.
Table 156. LN2_CFG_2 register (address 02h) bit description
Default settings are shown highlighted.
Table 157. LN2_CFG_3 register (address 03h) bit description
Default settings are shown highlighted.
Table 158. LN2_CFG_4 register (address 04h) bit description
Table 159. LN2_CFG_5 register (address 05h) bit description
Table 160. LN2_CFG_6 register (address 06h) bit description
Table 161. LN2_CFG_7 register (address 07h) bit description
Table 162. LN2_CFG_8 register (address 08h) bit description
Bit
7 to 0 LN2_DID[7:0]
Bit
3 to 0 LN2_BID[3:0]
Bit
4 to 0 LN2_LID[4:0]
Bit
7
4 to 0 LN2_L[4:0]
Bit
7 to 0 LN2_F[7:0]
Bit
4 to 0
Bit
4 to 0
Bit
7 to 6
4 to 0
Bit
4 to 0
Symbol
Symbol
Symbol
Symbol
LN2_SCR
Symbol
Symbol
LN2_K[4:0]
Symbol
LN2_M[7:0]
Symbol
LN2_CS[1:0]
LN2_N[4:0]
Symbol
LN2_N'[4:0]
Table 153
Rev. 01 — 26 May 2009
for a register overview and their default values. In the following
Access Value Description
R/W
Dual 14-bit DAC, up to 650 Msps, 2 and 4 interpolating
Access Value Description
R/W
Access
R/W
Access
R/W
R/W
Access Value Description
R/W
Access Value
R/W
Access Value
R/W
Access Value
R/W
R/W
Access Value
R/W
Value Description
Value Description
Description
Description
Description
Description
DAC1408D650
© NXP B.V. 2009. All rights reserved.
76 of 88

Related parts for DAC1408D650HW/C1