mt47h64m16hw-3 Micron Semiconductor Products, mt47h64m16hw-3 Datasheet - Page 96
mt47h64m16hw-3
Manufacturer Part Number
mt47h64m16hw-3
Description
1gb X4, X8, X16 Ddr2 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT47H64M16HW-3.pdf
(125 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mt47h64m16hw-3 IT:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt47h64m16hw-3:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 57:
PDF: 09005aef8117c187/Source: 09005aef821aed36
DDR2_x4x8x16_Core2.fm - 1Gb DDR2: Rev. N; Core DDR2: Rev. C 4/08 EN
DQ8–DQ15 and UDQS collectively 6
DQ0–DQ7 and LDQS collectively 6
DQ (first data no longer valid) 4
DQ (first data no longer valid) 4
DQ (first data no longer valid) 7
DQ (first data no longer valid) 7
x16 Data Output Timing –
Notes:
DQ (last data valid) 4
DQ (last data valid) 4
DQ (last data valid) 7
DQ (last data valid) 7
UDQS, UDQS# 3
LDQS, LDSQ# 3
1.
2.
3. DQ transitioning after the DQS transitions define the
4. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, or DQ7.
5.
6. The data valid window is derived for each DQS transition and is
7. DQ8, DQ9, DQ10, D11, DQ12, DQ13, DQ14, or DQ15.
DQ 4
DQ 4
DQ 4
DQ 4
DQ 4
DQ 4
DQ 7
DQ 7
DQ 7
DQ 7
DQ 7
DQ 7
t
t
transitions, and ends with the last valid transition of DQ.
lower byte, and UDQS defines the upper byte.
t
CK#
HP is the lesser of
DQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS
QH is derived from
CK
T1
t HP 1
t
DQSQ,
t
t HP 1
CL or
t
HP:
t DQSQ 2
t QH 5
t DQSQ 2
t
t
t
T2
QH =
QH, and Data Valid Window
t QH 5
CH clock transitions collectively when a bank is active.
Data valid
window
96
T2
T2
T2
Data valid
t HP 1
window
t
T2
T2
T2
HP -
t DQSQ 2
t QHS
T2n
t QH 5
t DQSQ 2
t
t QHS
QHS.
t QH 5
Data valid
window
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t HP 1
T2n
T2n
T2n
Data valid
window
T2n
T2n
T2n
T3
t DQSQ 2
t QHS
t QH 5
t DQSQ 2
t QHS
t QH 5
t HP 1
1Gb: x4, x8, x16 DDR2 SDRAM
Data valid
window
Data valid
window
T3
T3
T3
T3
T3n
t
T3
T3
DQSQ window. LDQS defines the
t DQSQ 2
t DQSQ 2
t QHS
t QHS
t HP 1
t QH 5
t QH 5
Data valid
window
Data valid
©2003 Micron Technology, Inc. All rights reserved.
window
T3n
T4
T3n
t
T3n
T3n
T3n
QH -
T3n
t
t QHS
DQSQ.
t QHS
Operations