AT89C51RE2 Atmel Corporation, AT89C51RE2 Datasheet - Page 13

no-image

AT89C51RE2

Manufacturer Part Number
AT89C51RE2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51RE2

Flash (kbytes)
128 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
34
Spi
1
Uart
2
Sram (kbytes)
8.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART/OCD
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51RE2-RLTEM
Manufacturer:
BPS
Quantity:
30 000
Part Number:
AT89C51RE2-RLTUM
Manufacturer:
MSC
Quantity:
1 560
Part Number:
AT89C51RE2-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RE2-SLRUM
Manufacturer:
Atmel
Quantity:
759
Part Number:
AT89C51RE2-SLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RE2-SLSUM
Manufacturer:
HONEYWELL
Quantity:
101
Part Number:
AT89C51RE2-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
AT89C51RE2-SLSUM
Quantity:
3 800
Part Number:
AT89C51RE2-UM
Manufacturer:
XILINX
Quantity:
101
Enhanced
Features
X2 Feature
Description
7663E–8051–10/08
In comparison to the original 80C52, the AT89C51RE2 implements some new features, which
are
The AT89C51RE2 core needs only 6 clock periods per machine cycle. This feature called ‘X2’
provides the following advantages:
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 sig-
nal and the main clock input of the core (phase generator). This divider may be disabled by
software.
The clock for the whole circuit and peripherals is first divided by two before being used by the
CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 2 shows the clock generation block diagram. X2 bit is validated on the rising edge of the
XTAL1÷2 to avoid glitches when switching from X2 to STD mode. Figure 3 shows the switching
mode waveforms.
Figure 2. Clock Generation Diagram
:
X2 option
Dual Data Pointer
Extended RAM
Extended stack
Programmable Counter Array (PCA)
Hardware Watchdog
SPI interface
4-level interrupt priority system
power-off flag
ONCE mode
ALE disabling
Enhanced features on the UART and the timer 2
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Save power consumption while keeping same CPU power (oscillator power saving).
Save power consumption by dividing dynamically the operating frequency by 2 in operating
and idle modes.
Increase CPU power by 2 while keeping same crystal frequency.
XTAL1
FXTAL
2
XTAL1:2
CKCON0
X2
0
1
F
OSC
8 bit Prescaler
CKRL
AT89C51RE2
F
F
CLK CPU
CLK PERIPH
13

Related parts for AT89C51RE2