PEB2255H-V13 Infineon Technologies, PEB2255H-V13 Datasheet - Page 331
PEB2255H-V13
Manufacturer Part Number
PEB2255H-V13
Description
IC INTERFACE LINE 80-MQFP
Manufacturer
Infineon Technologies
Datasheet
1.PEB2255H-V13.pdf
(374 pages)
Specifications of PEB2255H-V13
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
80-SQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEB2255H-V13
PEB2255H-V13IN
PEB2255H-V13IN
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PEB2255H-V13
Manufacturer:
Infineon Technologies
Quantity:
10 000
- Current page: 331 of 374
- Download datasheet (6Mb)
RSN…
RSP…
Interrupt Status Register 4 (Read)
All bits are reset when ISR5 is read.
If bit IPC.VIS is set, interrupt statuses in ISR5 may be flagged although they are masked
via register IMR5. However, these masked interrupt statuses neither generate a signal
on INT, nor are visible in register GIS.
XSP…
Data Sheet
ISR5
XSP
7
The LLBSC bit is also set, if the current detection status is left, i.e., if
the bit error rate exceeds 1/100.
The actual detection status can be read from the FRS1.LLBAD and
FRS1.LLBDD, respectively.
PRBS Status Change
LCR1.EPRM=1: With any change of state of the PRBS synchronizer
this bit is set. The current status of the PRBS synchronizer is
indicated in FRS1.LLBAD.
Receive Slip Negative
The frequency of the receive route clock is greater than the frequency
of the receive system interface working clock based on 1.544 MHz. It
is set during alarm simulation.
In 2-frame buffer mode a frame is skipped.
Receive Slip Positive
The frequency of the receive route clock is less than the frequency of
the receive system interface working clock based on 1.544 MHz. It is
set during alarm simulation.
In 2-frame buffer mode a frame is repeated.
Transmit Slip Positive
The frequency of the transmit clock is less than the frequency of the
transmit system interface working clock based on 1.544 MHz. After a
slip has performed writing of register XC1 is not necessary.
In 2-frame buffer mode a frame is repeated.
XSN
331
FALC-LH V1.3
T1/J1 Registers
0
PEB 2255
2000-07
(6C)
Related parts for PEB2255H-V13
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer:
Infineon Technologies Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
16-bit microcontroller with 2x2 KByte RAM
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Si-MMIC-amplifier in SIEGET 25-technologie
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
IGBT Power Module
Manufacturer:
Infineon Technologies AG
Datasheet: