NS7520B-1-I46 Digi International, NS7520B-1-I46 Datasheet - Page 278

no-image

NS7520B-1-I46

Manufacturer Part Number
NS7520B-1-I46
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Datasheets

Specifications of NS7520B-1-I46

Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NS7520B-1-I46
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-I46
Manufacturer:
NETARM
Quantity:
20 000
Reset_timing
2 6 6
T i m i n g D i a g r a m s
From a cold start, RESET_ must be asserted until all power supplies are above their
specified thresholds. An additional 8 microseconds is required for oscillator settling
time (allow 40ms for crystal startup).
Due to an internal three flip-flop delay on the external RESET_ signal, after the
oscillator is settled, RESET_ must be asserted for three periods of the XTALA1 clock in
these situations:
The PORTC4 output indicates the reset state of the chip. PORTC4 persists beyond the
negation of RESET_ for approximately 512 system clock cycles if the PLL is disabled.
When the PLL is enabled, PORTC4 persists beyond the negation of RESET_ to allow for
PLL lock for 100 microseconds times the ratio of the VCO to XTALA.
Reset timing parameters
Note: RESET_ should remain low for at least 40ms after power reaches 3.0V.
1
2
3
4
VDD, VCC
Num
RESET_
XTALA1
Before release of reset after application of power
While valid power is maintained to initiate hot reset (reset while power is
at or above specified thresholds)
Before loss of valid power during power outage/power down
Power valid before reset negated
Reset asserted after power valid
Reset asserted while power valid
Reset asserted before power invalid
Description
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7
1
2
3 3
40
3
3
3
Min
Typ
Max
ms
See note
following table.
T
T
T
Units
XTALA1
XTALA1
XTALA1
4

Related parts for NS7520B-1-I46