NS7520B-1-I46 Digi International, NS7520B-1-I46 Datasheet - Page 266

no-image

NS7520B-1-I46

Manufacturer Part Number
NS7520B-1-I46
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Datasheets

Specifications of NS7520B-1-I46

Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NS7520B-1-I46
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-I46
Manufacturer:
NETARM
Quantity:
20 000
Serial Channel 1,2 Receive Match register
Serial Channel 1, 2 Receive Match MASK register
2 5 4
S e r i a l C h a n n e l r e g i s t e r s
Address: FFD0 001C / 5C
When the serial channel is configured for UART mode, the Receive Match register
provides the data bytes that the receiver uses to compare against the incoming
receive data stream. If a match is found and the appropriate match enable bit is set
in Serial Channel Control Register B, the current receive data buffer is closed by the
serial channel and a new buffer is started.
In UART configurations, individual bits within the match register bytes can be masked
using the Receive Match MASK register (see "Serial Channel 1, 2 Receive Match MASK
register" on page 254).
Register bit assignment
Table 94: Serial Channel Receive Match register bit definition
Address: FFD0 0020 / 60
The Receive Match MASK register masks those bits in the Receive Match Data register
that should not be included in the match comparison. To mask a bit in the match
comparison function, place a 1 in the same bit position in this register.
D31:24
D23:16
D15:08
D07:00
Bits
15
31
30
14
R/W
R/W
R/W
R/W
Access
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7
29
13
28
12
RDMB1
RDMB2
RDMB3
RDMB4
Mnemonic
RDMB1
RDMB3
27
11
26
10
25
9
0
0
0
0
Reset
24
8
Receive data match byte 1
Receive data match byte 2
Receive data match byte 3
Receive data match byte 4
Description
23
7
22
6
21
5
20
4
RDMB2
RDMB4
19
3
18
2
17
1
16
0

Related parts for NS7520B-1-I46