W83627UHG Nuvoton Technology Corporation of America, W83627UHG Datasheet - Page 191

no-image

W83627UHG

Manufacturer Part Number
W83627UHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheets

Specifications of W83627UHG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V, 5V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627UHG
Manufacturer:
FENGHUA
Quantity:
40 000
Part Number:
W83627UHG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627UHG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83627UHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627UHG
Quantity:
68
CR E8h. (Reserved)
CR E9h. (Reserved.)
CR F2h. (Default 3Eh) (VSB Power)
CR F3h. (Default 00h)
2~1
7~1
BIT
BIT
BIT
7
6
5
4
3
0
0
Reserved.
Reserved.
READ / WRITE
READ / WRITE
READ / WRITE
R / W
R / W
R / W
R / W
R / W
R / W
R / W
ENKD3 => (VSB)
Enable the third set of keyboard wake-up key combination. Its values are
accessed through keyboard wake-up index register (CRE1) and keyboard
wake-up data register (CRE2) at the index from 40h to 4eh.
0: Disable the third set of the key combinations.
1: Enable the third set of the key combinations.
ENKD2 => (VSB)
Enable the second set of keyboard wake-up key combination. Its values
are accessed through keyboard wake-up index register (CRE1) and
keyboard wake-up data register (CRE2) at the index from 30h to 3eh.
0: Disable the second set of the key combinations.
1: Enable the second set of the key combinations.
ENWIN98KEY => (VSB)
Enable Win98 keyboard dedicated key to wake-up the system via
PSOUT# when keyboard wake-up function is enabled.
0: Disable Win98 keyboard wake-up.
1: Enable Win98 keyboard wake-up.
EN_ONPSOUT (VBAT)
Disable/Enable to issue a 0.5s long PSOUT# pulse when the system
returns from the power-loss state and is supposed to be on as described
in CRE4[6:5], logic device A. (for SiS & VIA chipsets)
0: Disable.
1: Enable.
Select WDTO# reset source (VSB)
0: Watchdog timer is reset by LRESET#.
1: Watchdog timer is reset by PWROK.
Hardware Monitor RESET source select (VBAT)
0: PWROK.
1: LRESET#.
EN_PME =>
0: Disable PME.
-176-
DESCRIPTION
DESCRIPTION
DESCRIPTION
Publication Release Date: March 24, 2008
1: Enable PME.
W83627UHG
Revision 1.44

Related parts for W83627UHG