SGTL5000XNLA3R2 Freescale Semiconductor, SGTL5000XNLA3R2 Datasheet - Page 58

no-image

SGTL5000XNLA3R2

Manufacturer Part Number
SGTL5000XNLA3R2
Description
IC AUDIO CODEC STEREO 20-QFN
Manufacturer
Freescale Semiconductor
Type
Stereo Audior
Datasheet

Specifications of SGTL5000XNLA3R2

Data Interface
I²C, Serial, SPI™
Number Of Adcs / Dacs
1 / 1
Sigma Delta
No
S/n Ratio, Adcs / Dacs (db) Typ
90 / 100
Voltage - Supply, Analog
1.62 V ~ 3.6 V
Voltage - Supply, Digital
1.1 V ~ 2 V, 1.62 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-UFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SGTL5000XNLA3R2
Manufacturer:
MAGNACHIP
Quantity:
1
Part Number:
SGTL5000XNLA3R2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
SGTL5000
58
BITS
15:14
11:10
15
7:4
13
12
9
8
3
2
1
0
VOL_EXPO_RAM
VOL_BUSY_DAC
VOL_BUSY_DAC
DAC_MUTE_LEF
ADC_HPF_FREE
14
DAC_MUTE_RIG
ADC_HPF_BYPA
VOL_RAMP_EN
7.0.0.7.
_RIGHT
FIELD
_LEFT
RSVD
RSVD
RSVD
13
HT
ZE
SS
P
T
12
CHIP_DAC_VOL
RW RESET
RW
RW
RW
RW
RW
RW
RW
RO
RO
RO
RO
11
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x1
0x1
0x0
0x0
10
Reserved
Volume Busy DAC Right
0x0 = Ready
0x1 = Busy - This indicates the channel has not reached its
programmed volume/mute level
Volume Busy DAC Left
0x0 = Ready
0x1 = Busy - This indicates the channel has not reached its
programmed volume/mute level
Reserved
Volume Ramp Enable
0x0 = Disables volume ramp. New volume settings will take
immediate effect without a ramp
0x1 = Enables volume ramp
This field affects DAC_VOL. The volume ramp effects both
volume settings and mute. When set to 1 a soft mute is
enabled.
Exponential Volume Ramp Enable
0x0 = Linear ramp over top 4 volume octaves
0x1 = Exponential ramp over full volume range
This bit only takes effect if VOL_RAMP_EN is 1.
Reserved
DAC Right Mute
0x0 = Unmute
0x1 = Muted
If VOL_RAMP_EN = 1, this is a soft mute.
DAC Left Mute
0x0 = Unmute
0x1 = Muted
If VOL_RAMP_EN = 1, this is a soft mute.
ADC High Pass Filter Freeze
0x0 = Normal operation
0x1 = Freeze the ADC high-pass filter offset register. The
offset will continue to be subtracted from the ADC data
stream.
ADC High Pass Filter Bypass
0x0 = Normal operation
0x1 = Bypassed and offset not updated
9
8
7
0x0010
6
DEFINITION
5
4
SGTL5000 EA2 DS-0-3
3
2
1
0

Related parts for SGTL5000XNLA3R2