SGTL5000XNLA3R2 Freescale Semiconductor, SGTL5000XNLA3R2 Datasheet - Page 54

no-image

SGTL5000XNLA3R2

Manufacturer Part Number
SGTL5000XNLA3R2
Description
IC AUDIO CODEC STEREO 20-QFN
Manufacturer
Freescale Semiconductor
Type
Stereo Audior
Datasheet

Specifications of SGTL5000XNLA3R2

Data Interface
I²C, Serial, SPI™
Number Of Adcs / Dacs
1 / 1
Sigma Delta
No
S/n Ratio, Adcs / Dacs (db) Typ
90 / 100
Voltage - Supply, Analog
1.62 V ~ 3.6 V
Voltage - Supply, Digital
1.1 V ~ 2 V, 1.62 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-UFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SGTL5000XNLA3R2
Manufacturer:
MAGNACHIP
Quantity:
1
Part Number:
SGTL5000XNLA3R2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
SGTL5000
7. REGISTER DESCRIPTION
54
BITS
BITS
15:8
15:7
15
15
7:0
3:2
6
5
4
1
0
I2S_IN_POWERU
14
14
ADC_POWERUP
DAC_POWERUP
DAP_POWERUP
I2S_OUT_POWE
7.0.0.1.
7.0.0.2.
PARTID
FIELD
FIELD
REVID
RSVD
RSVD
RUP
13
13
P
12
12
CHIP_ID
CHIP_DIG_POWER
RW RESET
RW RESET
RW
RW
RW
RW
RW
RW
RO
RO
RO
11
11
0xA0
0x00
0x0
0x0
0x0
0x0
0x0
0x0
0x0
10
10
9
SGTL5000 Part ID
0xA0 - 8 bit identifier for SGTL5000
SGTL5000 Revision ID
0xHH - revision number for SGTL5000.
9
Reserved
Enable/disable the ADC block, both digital and analog
0x0 = Disable
0x1 = Enable
Enable/disable the DAC block, both analog and digital
0x0 = Disable
0x1 = Enable
Enable/disable the DAP block
0x0 = Disable
0x1 = Enable
Reserved
Enable/disable the I2S data output
0x0 = Disable
0x1 = Enable
Enable/disable the I2S data input
0x0 = Disable
0x1 = Enable
0x0000
8
8
7
7
0x0002
6
6
DEFINITION
DEFINITION
5
5
4
4
SGTL5000 EA2 DS-0-3
3
3
2
2
1
1
0
0

Related parts for SGTL5000XNLA3R2