SGTL5000XNLA3R2 Freescale Semiconductor, SGTL5000XNLA3R2 Datasheet - Page 30

no-image

SGTL5000XNLA3R2

Manufacturer Part Number
SGTL5000XNLA3R2
Description
IC AUDIO CODEC STEREO 20-QFN
Manufacturer
Freescale Semiconductor
Type
Stereo Audior
Datasheet

Specifications of SGTL5000XNLA3R2

Data Interface
I²C, Serial, SPI™
Number Of Adcs / Dacs
1 / 1
Sigma Delta
No
S/n Ratio, Adcs / Dacs (db) Typ
90 / 100
Voltage - Supply, Analog
1.62 V ~ 3.6 V
Voltage - Supply, Digital
1.1 V ~ 2 V, 1.62 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-UFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SGTL5000XNLA3R2
Manufacturer:
MAGNACHIP
Quantity:
1
Part Number:
SGTL5000XNLA3R2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
SGTL5000
30
CHIP_CLK_TOP _CTRL->INPUT_FREQ_DIV2 = 1
PLL_INPUT_FREQ = SYS_MCLK/2
5.5.
CHIP_PLL_CTRL->INT_DIVISOR = FLOOR (PLL_OUTPUT_FREQ/INPUT_FREQ
CHIP_PLL_CTRL->FRAC_DIVISOR = ((PLL_OUTPUT_FREQ/INPUT_FREQ) - INT_DIVISOR) * 2048
Audio Switch (Source Select Switch)
PLL_OUTPUT_FREQ=180 .6336 MHz
For example, when a 12MHz digital signal is placed on MCLK, for a 48kHz frame
clock
CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2 = 0 // SYS_MCLK<17MHz
CHIP_PLL_CTRL->INT_DIVISOR = FLOOR(196.608MHz/12MHz) = 16 (decimal)
CHIP_PLL_CTRL->FRAC_DIVISOR = ((196.608MHz/12MHz) - 16) * 2048 = 786
(decimal)
Refer to PLL programming note 6.2.2.
The audio switch is the central routing block that controls the signal flow from input
to output. Any single input can be routed to any single or multiple outputs.
Any signal can be routed to the Digital Audio Processor (DAP). The output of the
DAP (an input to the audio switch) can in turn be routed to any physical output. The
output of the DAP can not be routed into itself. Refer to section 5.9, Digital Audio
Processing, for DAP information and configuration.
It should be noted that the analog bypass from Line input to headphone output does
not go through the audio switch.
Yes
Figure 11. PLL Programming Flowchart
Yes
SYS_MCLK>17MHz?
Frequency =
44.1kHz?
Sampling
PLL_OUTPUT_FREQ=196 .608 MHz
CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2 = 0
PLL_INPUT_FREQ = SYS_MCLK
No
No
SGTL5000 EA2 DS-0-3

Related parts for SGTL5000XNLA3R2