N25Q128A11B1240E NUMONYX, N25Q128A11B1240E Datasheet - Page 90
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
N25Q128A11B1240E
Manufacturer Part Number
N25Q128A11B1240E
Description
Manufacturer
NUMONYX
Datasheet
1.N25Q128A11B1240E.pdf
(185 pages)
Specifications of N25Q128A11B1240E
Cell Type
NOR
Density
128Mb
Access Time (max)
7ns
Interface Type
Serial (SPI)
Boot Type
Bottom
Address Bus
1b
Operating Supply Voltage (typ)
1.8V
Operating Temp Range
-40C to 85C
Package Type
TBGA
Program/erase Volt (typ)
1.7 to 2/8.5 to 9.5V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
1.7V
Operating Supply Voltage (max)
2V
Word Size
8b
Number Of Words
16M
Supply Current
20mA
Mounting
Surface Mount
Pin Count
24
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 90 of 185
- Download datasheet (6Mb)
Instructions
N25Q128 - 1.8 V
same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip
Select (S) must be driven Low for the entire duration of the sequence.
If more than 256 bytes are sent to the device, previously latched data are discarded and the
last 256 data bytes are guaranteed to be programmed correctly within the same page. If less
than 256 data bytes are sent to device, they are correctly programmed at the requested
addresses without having any effects on the other bytes of the same page.
For optimized timings, it is recommended to use the Page Program (PP) instruction to
program all consecutive targeted bytes in a single sequence versus using several Page
Program (PP) sequences with each containing only a few bytes. See
Table 33.: AC
Characteristics.
Chip Select (S) must be driven High after the eighth bit of the last data byte has been
latched in, otherwise the Page Program (PP) instruction is not executed.
As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose
duration is top) is initiated. While the Page Program cycle is in progress, the Status Register
and the Flag Status Register may be read to check if the internal modify cycle is finished. At
some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is
reset.
A Page Program (PP) instruction applied to a page which is protected by the Block Protect
(BP3,BP2, BP1, BP0 and TB) bits is not executed.
Page Program cycle can be paused by mean of Program/Erase Suspend (PES) instruction
and resumed by mean of Program/Erase Resume (PER) instruction.
90/185
Related parts for N25Q128A11B1240E
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![N25Q128](/images/manufacturer_photos/0/4/484/numonyx_tmb.jpg)
Part Number:
Description:
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer:
Numonyx
Datasheet:
![rc28f320j3d75d](/images/manufacturer_photos/0/4/484/numonyx_tmb.jpg)
Part Number:
Description:
Numonyx™ Embedded Flash Memory J3 V. D
Manufacturer:
Numonyx
Datasheet:
![JS28F256M29EWH](/images/manufacturer_photos/0/4/484/numonyx_tmb.jpg)
Part Number:
Description:
Manufacturer:
NUMONYX
Datasheet:
![JS28F640P33T85](/images/manufacturer_photos/0/4/484/numonyx_tmb.jpg)
Part Number:
Description:
Manufacturer:
NUMONYX
Datasheet: