N25Q128A11B1240E NUMONYX, N25Q128A11B1240E Datasheet - Page 79

• Manufacturer Part Number: N25Q128A11B1240E
• Manufacturer: NUMONYX

Specifications of N25Q128A11B1240E

• Cell Type: NOR
• Density: 128Mb
• Access Time (max): 7ns
• Interface Type: Serial (SPI)
• Boot Type: Bottom
• Address Bus: 1b
• Operating Supply Voltage (typ): 1.8V
• Operating Temp Range: -40C to 85C
• Package Type: TBGA
• Program/erase Volt (typ): 1.7 to 2/8.5 to 9.5V
• Sync/async: Synchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 1.7V
• Operating Supply Voltage (max): 2V
• Word Size: 8b
• Number Of Words: 16M
• Supply Current: 20mA
• Mounting: Surface Mount
• Pin Count: 24
• Lead Free Status / Rohs Status: Supplier Unconfirmed

Table 15.
9.1.1
DP
RDP
RDVECR
WRVECR
Instruction
Instruction set: extended SPI protocol (page 2 of 2)
1) The Number of dummy clock cycles is configurable by user
2) Subsector erase instruction is only available in Bottom or Top parts
Read Identification (RDID)
The Read Identification (RDID) instruction allows to read the device identification data:
The manufacturer identification is assigned by JEDEC, and has the value 20h. The device
identification is assigned by the device manufacturer, and indicates the memory type in the
first byte (BBh), and the memory capacity of the device in the second byte (18h). The UID is
composed by 17 read only bytes, containing the length of the following data in the first byte
(set to 10h), 2 bytes of Extended Device ID (EDID) to identify the specific device
configuration (Top, Bottom or uniform architecture, Hold or Reset functionality), and 14
bytes of the optional Customized Factory Data (CFD) content. The CFD bytes can be
factory programmed with customers data upon their demand. If the customers do not make
requests, the devices are shipped with all the CFD bytes programmed to zero (00h).
Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is
not decoded, and has no effect on the cycle that is in progress.
The device is first selected by driving Chip Select (S) Low. Then, the 8-bit instruction code
for the instruction is shifted in. After this, the 24-bit device identification, stored in the
memory, the 17 bytes of UID content will be shifted out on Serial Data output (DQ1). Each
bit is shifted out during the falling edge of Serial Clock (C).
The instruction sequence is shown in Figure 10.
The Read Identification (RDID) instruction is terminated by driving Chip Select (S) High at
any time during data output.
When Chip Select (S) is driven High, the device is put in the Standby Power mode. Once in
the Standby Power mode, the device waits to be selected, so that it can receive, decode and
execute instructions.
Configuration Register
Configuration Register
Deep Power-down
Release from Deep Power-down
Read Volatile Enhanced
Write Volatile Enhanced
–
–
–
Manufacturer identification (1 byte)
Device identification (2 bytes)
A Unique ID code (UID) (17 bytes, of which 14 factory programmed upon
customer request).
Description
1011 1001
1010 1011
0110 0101
0110 0001
Instruction
Code (BIN)
One-byte
Code (HEX)
B9h
ABh
Instruction
65h
61h
One-byte
0
0
Address
0
0
bytes
Dummy
0
0
0
0
clock
cycle
1
0
0
1 to
bytes
Data
79/185
∞