MC9S12XDT512MAA Freescale, MC9S12XDT512MAA Datasheet - Page 755

no-image

MC9S12XDT512MAA

Manufacturer Part Number
MC9S12XDT512MAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512MAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
Part Number:
MC9S12XDT512MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
20.3.2.6
Read: Anytime
Write: Never
Freescale Semiconductor
Address: 0x0026
CNT[6:0]
Reset
Field
POR
6–0
W
R
1
This applies to Normal/Loop1 Modes when tracing from either S12XCPU or XGATE only.
TBF (DBGSR)
Count Value — The CNT bits [6:0] indicate the number of valid data 64-bit data lines stored in the Trace Buffer.
Table 20-18
When the CNT rolls over to zero, the TBF bit in DBGSR is set and incrementing of CNT will continue in
end-trigger or mid-trigger mode. The DBGCNT register is cleared when ARM in DBGC1 is written to a one. The
DBGCNT register is cleared by power-on-reset initialization but is not cleared by other system resets. Thus
should a reset occur during a debug session, the DBGCNT register still indicates after the reset, the number of
valid trace buffer entries stored before the reset occurred. The DBGCNT register is not decremented when
reading from the trace buffer.
Debug Count Register (DBGCNT)
0
0
0
7
0
0
0
0
1
1
= Unimplemented or Reserved
shows the correlation between the CNT bits and the number of valid data lines in the Trace Buffer.
0
6
CNT[6:0]
0000000
0000001
0000010
0000100
0000110
1111100
1111110
0000000
0000010
1111110
Figure 20-8. Debug Count Register (DBGCNT)
..
..
..
Table 20-17. DBGCNT Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
Table 20-18. CNT Decoding Table
0
5
ARM bit will be cleared and the tracing session ends.
oldest data has been overwritten by most recent data
64 lines valid; if using Begin trigger alignment,
0
4
Description
32 bits of one line valid
CNT
64 lines valid,
No data valid
62 lines valid
63 lines valid
0
3
Description
2 lines valid
3 lines valid
1 line valid
..
Chapter 20 S12X Debug (S12XDBGV3) Module
0
2
1
0
1
0
0
757

Related parts for MC9S12XDT512MAA