MC9S12XDT512MAA Freescale, MC9S12XDT512MAA Datasheet - Page 114

no-image

MC9S12XDT512MAA

Manufacturer Part Number
MC9S12XDT512MAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512MAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
Part Number:
MC9S12XDT512MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
Chapter 2 Clocks and Reset Generator (S12CRGV6)
The internal reset of the MCU remains asserted while the reset generator completes the 192 SYSCLK long
reset sequence. The reset generator circuitry always makes sure the internal reset is deasserted
synchronously after completion of the 192 SYSCLK cycles. In case the RESET pin is externally driven
low for more than these 192 SYSCLK cycles (external reset), the internal reset remains asserted too.
114
Sampled RESET Pin
after release)
(64 cycles
1
1
1
0
SYSCLK
RESET
External circuitry connected to the RESET pin should not include a large
capacitance that would interfere with the ability of this signal to rise to a
valid logic 1 within 64 SYSCLK cycles after the low drive is released.
Reset Pending
Clock Monitor
X
0
1
0
Possibly
SYSCLK
not
running
Table 2-15. Reset Vector Selection
MC9S12XDP512 Data Sheet, Rev. 2.21
CRG drives RESET pin low
) (
Figure 2-25. RESET Timing
Reset Pending
COP
With n being
min 3 / max 6
cycles depending
on internal
synchronization
delay
X
X
0
1
128 + n cycles
NOTE
) (
)
(
POR / LVR / Illegal Address Reset / External Reset
POR / LVR / Illegal Address Reset / External Reset
RESET pin
released
64 cycles
)
(
with rise of RESET pin
Clock Monitor Reset
Vector Fetch
Possibly
RESET
driven low
externally
COP Reset
)
(
Freescale Semiconductor

Related parts for MC9S12XDT512MAA