FW82801EB Intel, FW82801EB Datasheet - Page 414

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
LPC Interface Bridge Registers (D31:F0)
9.12.8
414
GP_LVL2—GPIO Level for Input or Output 2 Register
Offset Address:
Default Value:
Lockable:
31:18
17:16
15:10
Bit
9:8
7:3
2
1
0
Reserved. Read-only 0
GP_LVL[49:48] — R/W. The corresponding GP_LVL[n] bit can be updated by software to drive a
high or low value on the output pin. Since these bits correspond to GPIO that are in the processor I/
O and core well, respectively, these bits will be reset by PCIRST#.
0 = Low
1 = High
Reserved. Read-only 0
GP_LVL[41:40] — R/W. The corresponding GP_LVL[n] bit reflects the state of the input signal.
Writes will have no effect. Since these bits correspond to GPIO that are in the core well, these bits
will be reset by PCIRST#.
0 = Low
1 = High
Reserved. Read-only 0
GP_LVL [34] — R/W. If GPIOn is programmed to be an output (via the corresponding bit in the
GP_IO_SEL register), then the corresponding GP_LVL[n] bit can be updated by software to drive a
high or low value on the output pin. If GPIOn is programmed as an input, then the corresponding
GP_LVL bit reflects the state of the input signal (1 = high, 0 = low). Writes will have no effect.
0 = Low
1 = High
Since these bits correspond to GPIO that are in the core well, these bits will be reset by PCIRST#.
Reserved
GP_LVL [32] — R/W. If GPIOn is programmed to be an output (via the corresponding bit in the
GP_IO_SEL register), then the corresponding GP_LVL[n] bit can be updated by software to drive a
high or low value on the output pin. If GPIOn is programmed as an input, then the corresponding
GP_LVL bit reflects the state of the input signal (1 = high, 0 = low). Writes will have no effect.
0 = Low
1 = High
Since these bits correspond to GPIO that are in the core well, these bits will be reset by PCIRST#.
GPIOBASE +38h
00030207h
No
Description
Intel
Attribute:
Size:
Power Well:
®
82801EB ICH5 / 82801ER ICH5R Datasheet
R/W
32-bit
See below

Related parts for FW82801EB