MSC8103 Freescale Semiconductor / Motorola, MSC8103 Datasheet - Page 55

no-image

MSC8103

Manufacturer Part Number
MSC8103
Description
Network Digital Signal Processor
Manufacturer
Freescale Semiconductor / Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC81035M
Manufacturer:
ASI
Quantity:
20 000
Part Number:
MSC81035MP
Manufacturer:
ASI
Quantity:
20 000
Part Number:
MSC8103M1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103M1100F
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MSC8103M1200F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103VT1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103VT1200F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Notes:
No.
11a
11b
11d
11e
11g
11h
15a
15b
11c
16
11f
10
12
13
14
1
1.
2.
Hold time for all signals after the 50% level of the DLLIN rising edge
ABB/AACK set-up time before the 50% level of the DLLIN rising edge
DBG/DBB/BR/TC set-up time before the 50% level of the DLLIN rising edge
ARTRY set-up time before the 50% level of the DLLIN rising edge
TA set-up time before the 50% level of the DLLIN rising edge
TEA set-up time before the 50% level of the DLLIN rising edge
PSDVAL set-up time before the 50% level of the DLLIN rising edge
TS set-up time before the 50% level of the DLLIN rising edge
BG set-up time before the 50% level of the DLLIN rising edge
Data bus set-up time before the 50% level of the DLLIN rising edge in Normal
Data bus set-up time before the 50% level of the DLLIN rising edge in ECC and PARITY modes
DP set-up time before the 50% level of the DLLIN rising edge
Address bus set-up time before the 50% level of the DLLIN rising edge
Address attributes: TT/TBST/TSIZ/GBL set-up time before the 50% level of the DLLIN rising edge
PUPMWAIT/IRQ signals set-up time before the 50% level of the DLLIN rising edge
The set-up time for these signals is for synchronous operation. Any set-up time can be used for asynchronous operation.
Input specifications are measured from the 50% level of the rising edge of DLLIN to the 50% level of the signal. Timings are
measured at the pin.
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
MSC8103 Network Digital Signal Processor, Rev. 12
Table 2-16.
Characteristic
AC Timing for SIU Inputs
Value
0.5
3.5
5.0
4.0
3.5
4.0
4.0
3.0
3.5
3.5
5.0
4.5
2.5
5.0
2.5
8.0
4.0
9.0
5.0
8.0
5.0
5.5
3.0
2
AC Timings
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2-15

Related parts for MSC8103