MSC8103 Freescale Semiconductor / Motorola, MSC8103 Datasheet - Page 27

• Manufacturer Part Number: MSC8103
• Description: Network Digital Signal Processor
• Manufacturer: Freescale Semiconductor / Motorola

Freescale Semiconductor
Purpose I/O
General-
PB23
PB22
PB21
PB20
PB19
FCC2: TXD1
MII and HDLC nibble
SI1 TDMA1: L1RXD2
TDM nibble
SI2 TDMD2: L1TXD
TDM serial
FCC2: TXD0
MII and HDLC nibble
FCC2: TXD
HDLC serial and transparent
SI1 TDMA1: L1RXD1
TDM nibble
SI2 TDMD2: L1RXD
TDM serial
FCC2: RXD0
MII and HDLC nibble
FCC2: RXD
HDLC serial and transparent
SI1 TDMA1: L1TXD2
TDM nibble
SI2 TDMD2: L1TSYNC
TDM serial
FCC2: RXD1
MII and HDLC nibble
SI1 TDMA1: L1TXD1
TDM nibble
SI2 TDMD2: L1RSYNC
TDM serial
FCC2: RXD2
MII and HDLC nibble
I
2
C: SDA
Peripheral Controller:
Name
Dedicated I/O
Protocol
MSC8103 Network Digital Signal Processor, Rev. 12
Table 1-8.
Input/ Output
Dedicated
Direction
I/O Data
Output
Output
Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
Input
Port B Signals (Continued)
FCC2: MII and HDLC Nibble: Transmit Data Bit 1
TXD1 is bit 1 of the transmit data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Receive Data Bit 2
L1RXD2 is bit 2 of the receive data nibble.
Time-Division Multiplexing D2: Layer 1 Transmit Data
TDMA1 transmits serial data out of L1TXD.
FCC2: MII and HDLC Nibble Transmit Data Bit 0
TXD0 is bit 0 and the least significant bit of the transmit data nibble.
FCC2: HDLC Serial and Transparent Transmit Data
Serial data is transmitted via TXD.
Time-Division Multiplexing A1: Nibble Layer 1 Receive Data Bit 1
L1RXD1 is bit 1 of the receive data nibble.
Time-Division Multiplexing D2: Layer 1 Receive Data
Serial data is received via L1RXD.
FCC2: MII and HDLC Nibble Receive Data Bit 0
RXD0 is bit 0 and the least significant bit of the receive data nibble.
FCC2: HDLC Serial and Transparent Receive Data
Serial data is received via RXD.
Time-Division Multiplexing A1: Nibble Layer 1 Transmit Data Bit 2
L1TXD2 is bit 2 of the transmit data nibble.
Time-Division Multiplexing D2: Layer 1 Transmit Synchronize Data
The synchronizing signal for the transmit channel. See the Serial
Interface with Time-Slot Assigner chapter in the MSC8103 Reference
Manual.
FCC2: MII and HDLC Nibble: Receive Data Bit 1
RXD1 is bit 1 of the receive data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Transmit Data Bit 1
L1TXD1 is bit 1 of the transmit data nibble.
Time-Division Multiplexing D2: Layer 1 Receive Synchronize Data
The synchronizing signal for the receive channel.
FCC2: MII and HDLC Nibble Receive Data Bit 2
RXD2 is bit 2 of the receive data nibble.
I
The I
clock (SDA). The I
that can connect several integrated circuits on a board. Clock rates run
up to 520 kHz@25 MHz system clock.
2
C: Inter-Integrated Circuit Serial Data
2
C interface comprises two signals: serial data (SDA) and serial
2
C controller uses a synchronous, multimaster bus
Description
CPM Ports
1-23