MSC8103 Freescale Semiconductor / Motorola, MSC8103 Datasheet - Page 29

no-image

MSC8103

Manufacturer Part Number
MSC8103
Description
Network Digital Signal Processor
Manufacturer
Freescale Semiconductor / Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC81035M
Manufacturer:
ASI
Quantity:
20 000
Part Number:
MSC81035MP
Manufacturer:
ASI
Quantity:
20 000
Part Number:
MSC8103M1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103M1100F
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MSC8103M1200F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103VT1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103VT1200F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Purpose I/O
General-
PC30
PC29
BRG2O
CLK2
Timer1: TOUT1
EXT1
BRG3O
CLK3
TIN2
SCC1: CTS, CLSN
Peripheral Controller:
Name
Dedicated I/O
Protocol
MSC8103 Network Digital Signal Processor, Rev. 12
Table 1-9.
Dedicated
Direction
I/O Data
Output
Output
Output
Input
Input
Input
Input
Input
Port C Signals (Continued)
Baud-Rate Generator 2 Output
The CPM supports up to 8 BRGs used internally by the bank-of-clocks
selection logic and/or to provide an output to one of the 8 BRG pins.
Clock 2
The CPM supports up to 10 clock input pins sent to the bank-of-clocks
selection logic, where they can be routed to the controllers.
Timer 1: Timer Out 1
The timers (Timer[1–4]) can output a signal on a timer output (TOUT[1–4])
when the reference value is reached. This signal can be an active-low
pulse or a toggle of the current output. The output can also connect
internally to the input of another timer, resulting in a 32-bit timer.
External Request 1
Asserts an internal request to the CPM processor. The signal can be
programmed as level- or edge-sensitive, and also has programmable
priority. Refer to the RISC Controller Configuration Register (RCCR)
description in the Chapter 17 of the MSC8103 Reference Manual for
programming information. There are no current microcode applications for
this request line. It is reserved for future development.
Baud-Rate Generator 3 Output
The CPM supports up to 8 BRGs used internally by the bank-of-clocks
selection logic and/or to provide an output to one of the 8 BRG pins.
Clock 3
The CPM supports up to 10 clock input pins sent to the bank-of-clocks
selection logic, where they can be routed to the controllers.
Timer Input 2
A timer can have one of the following sources: another timer, system
clock, system clock divided by 16 or a timer input. The CPM supports up to
4 timer inputs. The timer inputs can be captured on the rising, falling or
both edges.
SCC1: Clear to Send, Collision
Typically used in conjunction with RTS. The MSC8103 SCC1 transmitter
sends out a request to send data signal (RTS). The request is accepted
when CTS is returned low. CLSN is the signal used in Ethernet mode. See
also PC15.
Description
CPM Ports
1-25

Related parts for MSC8103