PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 86

no-image

PIC17C756A-33/L

Manufacturer Part Number
PIC17C756A-33/L
Description
68 PIN, 32 KB OTP, 902 RAM, 50 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC17C756A-33/L

A/d Inputs
12-Channel, 10-Bit
Cpu Speed
8.25 MIPS
Eeprom Memory
0 Bytes
Input Output
52
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
68-pin PLCC
Programmable Memory
32K Bytes
Ram Size
902 Bytes
Speed
16 MHz
Timers
2-8-bit, 2-16-bit
Voltage, Range
3-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC17C756A-33/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
1 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
20 000
PIC17C7XX
10.7
PORTG is an 8-bit wide, bi-directional port. The corre-
sponding data direction register is DDRG. A ’1’ in
DDRG configures the corresponding port pin as an
input. A ’0’ in the DDRG register configures the corre-
sponding port pin as an output. Reading PORTG reads
the status of the pins, whereas writing to PORTG will
write to the port latch.
The lower four bits of PORTG are multiplexed with four
channels of the 10-bit A/D converter.
The remaining bits of PORTG are multiplexed with
peripheral output and inputs. RG4 is multiplexed with
the CAP3 input, RG5 is multiplexed with the PWM3
output, RG6 and RG7 are multiplexed with the
USART2 functions.
Upon RESET, RG3:RG0 is automatically configured as
analog inputs and must be configured in software to be
a digital I/O.
FIGURE 10-14:
DS30289B-page 86
WR PORTG
WR DDRG
RD PORTG
Note: I/O pins have protection diodes to V
V
Data Bus
AIN
PORTG and DDRG Registers
PCFG3:PCFG0
CHS3:CHS0
BLOCK DIAGRAM OF RG3:RG0
Data Latch
DDRG Latch
D
CK
D
CK
RD DDRG
Q
Q
Q
Q
DD
and V
SS
Q
.
EN
EN
D
Example 10-7 shows the instruction sequence to initial-
ize PORTG. The Bank Select Register (BSR) must be
selected to Bank 5 for the port to be initialized. The fol-
lowing example uses the MOVLB instruction to load the
BSR register for bank selection.
EXAMPLE 10-7:
To other pads
To other pads
CLRF
MOVWF
MOVLB
MOVLW
MOVPF
MOVLW
PORTG, F
5
0x0E
WREG, ADCON1
DDRG
0x03
V
V
P
N
DD
SS
INITIALIZING PORTG
2000 Microchip Technology Inc.
; Initialize PORTG data
; Set RG<1:0> as inputs
;
;
; Select Bank 5
; Configure PORTG as
; digital
;
;
; Value used to init
;
the data direction
RG<7:2> as outputs
latches before
register
data direction
ST
Input
Buffer
I/O pin

Related parts for PIC17C756A-33/L