PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 62

• Manufacturer Part Number: PIC17C756A-33/L
• Description: 68 PIN, 32 KB OTP, 902 RAM, 50 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC17C756A-33/L

• A/d Inputs: 12-Channel, 10-Bit
• Cpu Speed: 8.25 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 52
• Interface: I2C/SPI/USART
• Memory Type: OTP
• Number Of Bits: 8
• Package Type: 68-pin PLCC
• Programmable Memory: 32K Bytes
• Ram Size: 902 Bytes
• Speed: 16 MHz
• Timers: 2-8-bit, 2-16-bit
• Voltage, Range: 3-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part

PIC17C7XX
8.2
Table writes to external memory are always two-cycle
instructions. The second cycle writes the data to the
external memory location. The sequence of events for
an external memory write are the same for an internal
write.
8.2.1
The “i” operand of the TABLWT instruction can specify
that the value in the 16-bit TBLPTR register is automat-
ically incremented (for the next write). In Example 8-1,
the TBLPTR register is not automatically incremented.
FIGURE 8-5:
DS30289B-page 62
Table Writes to External Memory
Note: If external write and GLINTD = ’1’ and Enable bit = ’1’, then when ’1’
TABLE WRITE CODE
The highest pending interrupt is cleared.
AD15:AD0
Instruction
Instruction
Executed
Fetched
TABLWT WRITE TIMING (EXTERNAL MEMORY)
ALE
WR
OE
OE
Q1 Q2 Q3 Q4
’1’
INST (PC-1)
TABLWT
PC
Q1 Q2 Q3 Q4
TABLWT cycle1
INST (PC+1)
PC+1
EXAMPLE 8-1:
CLRWDT
MOVLW
MOVWF
MOVLW
MOVWF
MOVLW
TLWT
MOVLW
TABLWT
Data write cycle
Q1 Q2 Q3 Q4
TABLWT cycle2
TBL
HIGH (TBL_ADDR) ; Load the Table
TBLPTRH
LOW (TBL_ADDR)
TBLPTRL
HIGH (DATA)
1, WREG
LOW (DATA)
0,0,WREG
Flag bit, do table write.
Data out
Q1 Q2 Q3 Q4
TABLE WRITE
INST (PC+2)
INST (PC+1)
2000 Microchip Technology Inc.
PC+2
;
; Clear WDT
;
;
;
; Load HI byte
;
; Load LO byte
;
;
;
program memory
address
in TABLATH
in TABLATL
and write to
(Ext. SRAM)