PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 112

no-image

PIC17C756A-33/L

Manufacturer Part Number
PIC17C756A-33/L
Description
68 PIN, 32 KB OTP, 902 RAM, 50 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC17C756A-33/L

A/d Inputs
12-Channel, 10-Bit
Cpu Speed
8.25 MIPS
Eeprom Memory
0 Bytes
Input Output
52
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
68-pin PLCC
Programmable Memory
32K Bytes
Ram Size
902 Bytes
Speed
16 MHz
Timers
2-8-bit, 2-16-bit
Voltage, Range
3-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC17C756A-33/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
1 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
20 000
PIC17C7XX
13.2.2
This mode is selected by setting bit CA1/PR3. A block
diagram is shown in Figure 13-6. In this mode, TMR3
runs without a period register and increments from
0000h to FFFFh and rolls over to 0000h. The TMR3
interrupt Flag (TMR3IF) is set on this rollover. The
TMR3IF bit must be cleared in software.
FIGURE 13-6:
DS30289B-page 112
RB5/TCLK3
RB0/CAP1
RB1/CAP2
RG4/CAP3
RE3/CAP4
FOUR CAPTURE MODE
F
OSC
/4
TMR3CS
(TCON1<2>)
Edge Select,
Prescaler Select
Edge Select,
Prescaler Select
Edge Select,
Prescaler Select
Edge Select,
Prescaler Select
TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM
2
2
2
2
0
1
CA3ED1: CA3ED0
(TCON3<2:1>)
CA4ED1: CA4ED0
(TCON3<4:3>)
CA2ED1, CA2ED0
(TCON1<7:6>)
CA1ED1, CA1ED0
(TCON1<5:4>)
TMR3ON
(TCON2<2>)
Capture1 Enable
Capture3 Enable
Capture4 Enable
Capture2 Enable
Set CA3IF
Set CA4IF
Set CA1IF
Set CA2IF
(PIR1<2>)
(PIR1<3>)
(PIR2<2>)
(PIR2<3>)
PR3H/CA1H
CA2H
CA3H
CA4H
Registers PR3H/CA1H and PR3L/CA1L make a 16-bit
capture register (Capture1). It captures events on pin
RB0/CAP1. Capture mode is configured by the
CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit
(CA1IF) is set upon detection of the capture event. The
corresponding interrupt mask bit is CA1IE. The
Capture1 Overflow Status bit is CA1OVF.
All the captures operate in the same manner. Refer to
Section 13.2.1 for the operation of capture.
PR3L/CA1L
CA2L
CA3L
CA4L
TMR3H
2000 Microchip Technology Inc.
TMR3L
Set TMR3IF
(PIR1<6>)

Related parts for PIC17C756A-33/L