Z8038018FSG Zilog, Z8038018FSG Datasheet - Page 123

• Manufacturer Part Number: Z8038018FSG
• Description: IC 16 BIT Z80 MPU 100-QFP
• Manufacturer: Zilog

Specifications of Z8038018FSG

• Processor Type: Z380
• Features: 16-Bit, High-Performance Enhanced Z80 CPU
• Speed: 18MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 100-QFP
• Processor Series: Z80380x
• Core: Z380
• Program Memory Size: 64 KB
• Maximum Clock Frequency: 18 MHz
• Operating Supply Voltage: 0 V to 5 V
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
FA
FB
FC
FD
FE
FF
no esc
JP Z,nn
escape
CALL Z,nn
CALL nn
ADC A,n
RST 1
RET NC
POP DE
JP NC,nn
OUT (n),A
CALL NC,nn
PUSH DE
SUB n
RST 2
RET C
EXX
JP C,nn
IN A,(n)
CALL C,nn
escape
SBC A,n
RST 3
RET PO
POP HL
JP PO,nn
EX (SP),HL
CALL PO,nn
PUSH HL
AND n
RST 4
RET PE
JP (HL)
JP PE,nn
EX DE,HL
CALL PE,nn
escape
XOR n
RST 5
RET P
POP AF
JP P,nn
DI
CALL P,nn
PUSH AF
OR n
RST 6
RET M
LD SP,HL
JP M,nn
EI
CALL M,nn
escape
CP n
RST 7
ED esc
-
escape
CALR Z,e
CALR e
-
BTEST
LDCTL A,DSR
-
-
OUTA (nn),A
CALR NC,e
-
SUB HL,(nn) **
-
LDCTL DSR,A
EXALL
LDCTL DSR,n
INA A,(nn)
CALR C,e
reserved
-
-
LDIW
-
INIW
OUTIW
CALR PO,e
-
-
-
LDDW
-
INDW
OUTDW
CALR PE,e
reserved
-
-
LDIRW
-
INIRW
OTIRW
CALR P,e
-
-
SETC LCK
LDDRW
-
INDRW
OTDRW
CALR M,e
reserved
-
RESC LCK
DD esc
LDCTL SR,n
escape
CALR ee
ADCW (IX+d)
MTEST
-
-
-
-
-
EXXX
-
reserved
SBCW (IX+d)
-
-
POP IX
-
EX (SP),IX
PUSH IX
ANDW (IX+d)
-
-
JP (IX)
-
-
reserved
XORW (IX+d)
-
-
-
-
DI n
-
ORW (IX+d)
SETC LW
-
LD SP,IX
-
EI n
reserved
CPW (IX+d)
RESC LW
CALR Z,ee
LDCTL A,XSR
CALR NC,ee
SUBW (IX+d)
LDCTL XSR,A
LDCTL XSR,n
CALR C,ee
CALR PO,ee
CALR PE,ee
CALR P,ee
CALR M,ee
FD esc
-
escape
CALR eee
ADCW (IY+d)
-
-
-
OUTAW (nn),HL
-
-
EXXY
INAW HL,(nn)
reserved
SBCW (IY+d)
-
-
POP IY
-
EX (SP),IY
PUSH IY
ANDW (IY+d)
-
-
JP (IY)
-
-
reserved
XORW (IY+d)
-
-
-
-
-
PUSH nn
ORW (IY+d)
SETC XM
-
LD SP,IY
-
-
reserved
CPW (IY+d)
-
SUBW (IY+d)
CALR Z,eee
LDCTL A,YSR
CALR NC,eee
LDCTL YSR,A
LDCTL YSR,n
CALR C,eee
CALR PO,eee
CALR PE,eee
CALR P,eee
CALR M,eee
CB esc
SET 1,D
SET 1,E
SET 1,H
SET 1,L
SET 1,(HL)
SET 1,A
SET 2,B
SET 2,C
SET 2,D
SET 2,E
SET 2,H
SET 2,L
SET 2,(HL)
SET 2,A
SET 3,B
SET 3,C
SET 3,D
SET 3,E
SET 3,H
SET 3,L
SET 3,(HL)
SET 3,A
SET 4,B
SET 4,C
SET 4,D
SET 4,E
SET 4,H
SET 4,L
SET 4,(HL)
SET 4,A
SET 5,B
SET 5,C
SET 5,D
SET 5,E
SET 5,H
SET 5,L
SET 5,(HL)
SET 5,A
SET 6,B
SET 6,C
SET 6,D
SET 6,E
SET 6,H
SET 6,L
SET 6,(HL)
SET 6,A
SET 7,B
SET 7,C
SET 7,D
SET 7,E
SET 7,H
SET 7,L
SET 7,(HL)
SET 7,A
ED-CB
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DD-CB
-
-
-
-
SET 1,(IX+d)
-
-
-
-
-
-
-
SET 2,(IX+d)
-
-
-
-
-
-
-
SET 3,(IX+d)
-
-
-
-
-
-
-
SET 4,(IX+d)
-
-
-
-
-
-
-
SET 5,(IX+d)
-
-
-
-
-
-
-
SET 6,(IX+d)
-
-
-
-
-
-
-
SET 7,(IX+d)
-
Page 123 of 125
FD-CB
-
-
-
-
SET 1,(IY+d)
-
-
-
-
-
-
-
SET 2,(IY+d)
-
-
-
-
-
-
-
SET 3,(IY+d)
-
-
-
-
-
-
-
SET 4,(IY+d)
-
-
-
-
-
-
-
SET 5,(IY+d)
-
-
-
-
-
-
-
SET 6,(IY+d)
-
-
-
-
-
-
-
SET 7,(IY+d)
-