W971GG6JB-25 Winbond Electronics, W971GG6JB-25 Datasheet - Page 52

no-image

W971GG6JB-25

Manufacturer Part Number
W971GG6JB-25
Description
IC DDR2-800 SDRAM 1GB 84-WBGA
Manufacturer
Winbond Electronics
Datasheet

Specifications of W971GG6JB-25

Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
1G (64M x 16)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
84-WBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q5804012

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W971GG6JB-25
Manufacturer:
Winbond
Quantity:
9 560
Part Number:
W971GG6JB-25
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W971GG6JB-25
0
Part Number:
W971GG6JB-25I
Manufacturer:
SIEMENS
Quantity:
24
- tJIT(duty)
- tJIT(per), tJIT(per,lck)
- tJIT(cc), tJIT(cc,lck)
- tERR(2per), tERR (3per), tERR (4per), tERR (5per), tERR (6-10per) and tERR (11-50per)
tJIT(duty) is defined as the cumulative set of tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from
tCH(avg). tCL jitter is the largest deviation of any single tCL from tCL(avg).
tJIT(duty) = Min/max of {tJIT(CH), tJIT(CL)}
where,
tJIT(CH) = {tCHi- tCH(avg) where i=1 to 200}
tJIT(CL) = {tCLi- tCL(avg) where i=1 to 200}
tJIT(per) is defined as the largest deviation of any single tCK from tCK(avg).
tJIT(per) = Min/max of {tCKi- tCK(avg) where i=1 to 200}
tJIT(per) defines the single period jitter when the DLL is already locked.
tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.
tJIT(per) and tJIT(per,lck) are not guaranteed through final production testing.
tJIT(cc) is defined as the difference in clock period between two consecutive clock cycles:
tJIT(cc) = Max of |tCKi+1 – tCKi|
tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.
tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.
tJIT(cc) and tJIT(cc,lck) are not guaranteed through final production testing.
tERR is defined as the cumulative error across multiple consecutive cycles from tCK(avg).
Where
tERR(nper) =
11
6
n
n
n
n
n
n
=
=
=
=
3
5
2
4
50
i
10
j
n
1
1
tCK
- 52 -
for
for
for
for
for
for
j
tER
tER
tER
tER
tER
tER
–n × tCK(avg)
R(11
R(3per)
R(5per)
R(2per)
R(4per)
R(6
Publication Release Date: Mar. 28, 2011
10per)
50per)
W971GG6JB
Revision A07

Related parts for W971GG6JB-25