W971GG6JB-25 Winbond Electronics, W971GG6JB-25 Datasheet - Page 43

no-image

W971GG6JB-25

Manufacturer Part Number
W971GG6JB-25
Description
IC DDR2-800 SDRAM 1GB 84-WBGA
Manufacturer
Winbond Electronics
Datasheet

Specifications of W971GG6JB-25

Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
1G (64M x 16)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
84-WBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q5804012

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W971GG6JB-25
Manufacturer:
Winbond
Quantity:
9 560
Part Number:
W971GG6JB-25
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W971GG6JB-25
0
Part Number:
W971GG6JB-25I
Manufacturer:
SIEMENS
Quantity:
24
9.11 AC Characteristics
9.11.1 AC Characteristics and Operating Condition for -18 speed grade
Notes: 1-3 and 45-47 apply to the entire table
t
t
t
t
t
t
IS (base)
IH (base)
CK(avg)
CH(avg)
t
CL(avg)
DQSCK
t
t
t
t
SYM.
t
IS (ref)
IH (ref)
t
t
t
DQSQ
t
t
t
DQSS
DQSH
t
t
t
t
t
t
DQSL
t
t
RCD
REFI
CCD
RRD
FAW
t
WTR
t
t
RAS
RFC
t
CKE
RTP
DSS
DSH
DAL
IPW
WR
RP
RC
AC
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Auto Refresh to Active/Auto Refresh command period
Average periodic
refresh Interval
Average clock period
Average clock high pulse width
Average clock low pulse width
DQ output access time from CLK/ CLK
DQS output access time from CLK / CLK
DQS-DQ skew for DQS & associated DQ signals
CKE minimum high and low pulse width
Active to active command period for 2KB page size
Four Activate Window for 2KB page size
Write recovery time
Auto-precharge write recovery + precharge time
Internal Write to Read command delay
Internal Read to Precharge command delay
Address and control input setup time
Address and control input hold time
Address and control input setup time
Address and control input hold time
Address and control input pulse width for each input
DQS latching rising transitions to associated clock edges
DQS falling edge to CLK setup time
DQS falling edge hold time from CLK
DQS input high pulse width
DQS input low pulse width
CAS to CAS command delay
Bin(CL-t
SPEED GRADE
PARAMETER
0°C
85°C
RCD
<
T
t
t
t
t
-t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CASE
T
RP)
CASE
@ CL=4
@ CL=5
@ CL=6
@ CL=7
85°C
95°C
- 43 -
WR + tn
11.25
11.25
51.25
127.5
1.875
1.875
-0.25
MIN.
2.5
-350
-325
0.45
0.45
0.35
0.35
40
10
45
15
125
200
325
325
7.5
7.5
0.6
0.2
0.2
2
3
3
DDR2-1066 (-18)
Publication Release Date: Mar. 28, 2011
RP
6-6-6
70000
MAX.
7.5
7.5
7.5
7.5
0.55
0.55
0.25
350
325
175
7.8
3.9
W971GG6JB
t
t
t
t
t
t
t
t
UNIT
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
n
n
n
nS
nS
nS
nS
nS
μS
μS
nS
nS
nS
nS
pS
pS
pS
nS
nS
nS
nS
nS
pS
pS
pS
pS
CK
CK
CK
25
Revision A07
40,42,43
40,42,43
40,42,43
40,42,43
NOTES
10,26,
11,26,
10,26,
11,26,
30,31
30,31
30,31
30,31
30,31
30,31
4,23
8,23
9,23
4,23
5,6
23
23
23
35
35
13
23
23
24
28
28
28
5
5
7

Related parts for W971GG6JB-25