OR3T125-5BA352 AGERE [Agere Systems], OR3T125-5BA352 Datasheet - Page 34

• Manufacturer Part Number: OR3T125-5BA352
• Description: 3C and 3T Field-Programmable Gate Arrays
• Manufacturer: AGERE [Agere Systems]

ORCA Series 3C and 3T FPGAs
Programmable Logic Cells
PLC Architectural Description
Figure 21 is an architectural drawing of the PLC (as
seen in ORCA Foundry) that reflects the PFU, the rout-
ing segments, and the CIPs. A discussion of each of
the letters in the drawing follows.
A. These are switching routing segments (xSW) that
B. These CIPs connect the x1 routing. These are
C. This set of CIPs is used to connect the x1 and x5
D. This structure is the supplemental logic and inter-
E. These are the primary and secondary elements of
F. This is the PFU output switch matrix. It is a complex
G. This set of CIPs allows an xBID segment to transfer
H. These CIPs are used to transfer data from/to the
I. Clock input to PFU.
34
34
give the router flexibility. In general switching theory,
the more levels of indirection there are in the routing,
the more routable the network is. The xSW seg-
ments can also connect to the xSW lines in adjacent
PLCs.
located in the middle of the PLC to allow the block to
connect to either the left end of the horizontal x1
segment from the right or the right end of the hori-
zontal x1 segment from the left, or both. By symme-
try, the same principle is used in the vertical
direction.
nets to the xSW segments or to other x1 and x5
nets. The CIPs on the major diagonal allow data to
be transmitted on a bit-by-bit basis from x1 nets to
the xSW segments and between the x1 and x5 nets.
connect cell, or SLIC. It contains 3-statable bidirec-
tional buffers and logic for building decoders and
AND-OR-INVERT type structures.
the flexible input structure or FINS . FINS is a switch
matrix that provides high connectivity while retaining
routing capability. FINS also includes feedback
paths for softwired LUT implementation.
switch network which, like the FINS at the input, pro-
vides high connectivity and maintains routability.
a signal to/from xSW segments on each side. The
BIDIs can access the PFU through the xSW seg-
ments. These CIPs allow data to be routed through
the BIDIs for amplification or 3-state control and
continue to another PLC. They also provide an alter-
native routing resource to improve routability.
xBID segments to/from the x1 and xL routing seg-
ments. These CIPs have been optimized to allow
the BIDI buffers to drive the loads usually seen
when using each type of routing segment.
(continued)
J. These are the ten switched output routing segments
K. These lines deliver the auxiliary signals clock enable
L. This is the local clock buffer. Any of the horizontal
M. These routing segments are used to route the fast-
N. This is the E2 control routing segment. It runs from
O. The xH routing segments run one-half the length
P. These CIPs connect the xH segments to the xSW
Q. The xBID segments are used to connect the SLIC to
R. These CIPs provide connections from the xBID seg-
S. These are clock spines (vCLK and hCLK) with the
T. These CIPs connect xBID segments to switching
U. These CIPs connect xSW segments to the PFU out-
V. These CIPS connect xSW segments in orthogonally
W.This is the SLIC 3-state control routing segment
X. This is the E1 control routing segment. It provides a
Y. These CIPs are used to select which xBID segments
segments.
the xSW segments, x1 segments, x5 segments, and
xL lines, as well as providing for diagonal PLC to
PLC connections.
from the PFU. They connect to the PLC switching
segments and are input to the SLIC.
(CE), local set/reset (LSR), front-end select (SEL),
add/subtract/write enable (ASWE), as well as the
carry signals (CIN and FCIN) to the latches/FFs.
and vertical xL lines can drive the clock input of the
PLC latches/FFs. The clock routing segments
(vCLK and hCLK) and multiplexers/drivers are used
to connect to the xL routing segments for low-skew,
low-delay global signals.
carry signal to/from the neighboring four PLCs. The
carry-out (COUT) and registered carry-out (REG-
COUT) can also be routed out of the PFU.
the SLIC DEC output to the FINS and also provides
connectivity to all xBID segments.
(width) of the array before being broken by a CIP.
ments to the E1/E2 routing segments that feed PFU
control inputs CE, LSR, CIN, ASWE, SEL, and the
clock input. Alternatively, these CIPs connect the
BIDI lines to the decoder (DEC) output of the SLIC,
for routing the DEC signal.
multiplexers and drivers to connect to the xL routing
segments.
segments in diagonally and orthogonally adjacent
PFUs.
put segments.
adjacent PFUs.
from the FINS to the SLIC 3-state control.
PFU input path from all xBID segments.
are connected to the E1/E2 signal as described in
(R).
Lucent Technologies Inc.
Data Sheet
June 1999