OX16PCI952-TQAG OXFORD [Oxford Semiconductor], OX16PCI952-TQAG Datasheet - Page 54

• Manufacturer Part Number: OX16PCI952-TQAG
• Description: Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
• Manufacturer: OXFORD [Oxford Semiconductor]

8.1.4
To use the Extended Capabilities Port (‘ECP’) mode, the
mode field of the Extended Control Register (ECR[7:5])
must be set to ‘011’ using the negotiation steps as defined
by the IEEE1284 specification.
ECP mode is compatible with the Microsoft® register
definition for ECP, and the IEEE-1284 bus protocol and
timing.
The ECP mode supports the decompression of Run-length
encoded (RLE) data, in hardware. The RLE received data
is expanded automatically by the correct number, into the
ECP receiver FIFO. Run-length encoding on data to be
transmitted is not available in hardware. This needs to be
handled in software, if this feature is required.
Assuming that the upper block is located 400h above the
lower block, the ECP registers are found at offset 000-007h
and 400-402h.
DS-0028 Jul 05
OXFORD SEMICONDUCTOR LTD.
ECP mode
External-Free Release
8.2
The parallel port interrupt is asserted on function 1’s
interrupt pin (INTA# by default, on the OX16PCI952). This
interrupt is enabled by setting bit 4 of the DCR register.
When the interrupt is enabled, a rising edge of the ACK#
(INTR#) pin results in a parallel port interrupt to be
asserted on function 1’s interrupt pin and this interrupt state
to be mirrored in the register DSR, bit 2. This condition is
maintained until the status register (DSR) is read, which
clears the interrupt and clears the interrupt status field in
this register (DSR[2]).
Parallel port interrupt
OX16PCI952
Page 54