SAM3U2E Atmel Corporation, SAM3U2E Datasheet - Page 826

• Manufacturer Part Number: SAM3U2E
• Manufacturer: Atmel Corporation

Specifications of SAM3U2E

• Flash (kbytes): 128 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 96 MHz
• Cpu: Cortex-M3
• # Of Touch Channels: 57
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 1
• Quadrature Decoder Channels: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 5
• Twi (i2c): 2
• Uart: 5
• Ssc: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 36
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.62 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

37.8.6.3
826
826
SAM3U Series
SAM3U Series
Block Length is Not Multiple of 4, with Padding Value (ROPT field in HSMCI_DMA register set to 1)
When the ROPT field is set to one, The DMA Controller performs only WORD access on the bus
to transfer a non-multiple of 4 block length. Unlike previous flow, in which the transfer size is
rounded to the nearest multiple of 4.
3. Wait for XFRDONE in HSMCI_SR register.
1. Program the HSMCI Interface, see previous flow.
2. Program the DMA Controller
j.
k. The LLI_B.DMAC_SADDRx field in memory must be set with the starting address
l.
m. Program LLI_B.DMAC_CTRLAx with the following field’s values:
n. Program LLI_B.DMAC_CTRLBx with the following field’s values:
o. Program LLI_B.DMAC_CFGx memory location for channel x with the following
p. Program LLI_B.DMAC_DSCR with 0.
q. Program DMAC_CTRLBx register for channel x with 0. its content is updated with
r.
s. Enable Channel x writing one to DMAC_CHER[x]. The DMAC is ready and waiting
– ROPT field is set to 1.
descriptor on the second byte oriented descriptor. When block_length[1:0] is equal
to 0 (multiple of 4) LLI_W.DMAC_DSCRx points to 0, only LLI_W is relevant.
descriptor will be byte oriented. This descriptor is referred to as LLI_B, standing for
Program the channel registers in the Memory for the second descriptor. This
LLI Byte oriented.
of the HSMCI_FIFO address.
The LLI_B.DMAC_DADDRx is not relevant if previous word aligned descriptor was
enabled. If 1, 2 or 3 bytes are transferred that address is user defined and not word
aligned.
–DST_WIDTH is set to BYTE.
–SRC_WIDTH is set to BYTE.
–SCSIZE must be set according to the value of HSMCI_DMA, CHKSIZE field.
–BTSIZE is programmed with block_length[1:0]. (last 1, 2, or 3 bytes of the buffer).
–DST_INCR is set to INCR
–SRC_INCR is set to INCR
–FC field is programmed with peripheral to memory flow control mode.
–Both SRC_DSCR and DST_DSCR are set to 1 (descriptor fetch is disabled) or
–DIF and SIF are set with their respective layer ID. If SIF is different from DIF, DMA
field’s values:
–FIFOCFG defines the watermark of the DMA channel FIFO.
–SRC_H2SEL is set to true to enable hardware handshaking on the destination.
–SRC_PER is programmed with the hardware handshaking ID of the targeted
the LLI fetch operation.
Program DMAC_DSCRx with the address of LLI_W if block_length greater than 4
else with address of LLI_B.
for request.
Next descriptor location points to 0.
Controller is able to prefetch data and write HSMCI simultaneously.
HSMCI Host Controller.
6430E–ATARM–29-Aug-11
6430E–ATARM–29-Aug-11