S5920Q Applied Micro Circuits Corporation, S5920Q Datasheet - Page 35

• Manufacturer Part Number: S5920Q
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S5920Q

• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Operating Temperature (max): 70C
• Package Type: PQFP
• Rad Hardened: No
• Lead Free Status / Rohs Status: Not Compliant

S5920 – PCI Product: Signal Description
Table 13. PCI Bus System Signals
Table 14. PCI Bus Data Transfer Control Signals
Table 15. PCI Bus Error Reporting Signals
AMCC Confidential and Proprietary
Signal
DEVSEL#
PERR#
SERR#
PCLK
Signal
RST#
FRAME#
TRDY#
STOP#
LOCK#
Signal
IRDY#
IDSEL
INTA#
Type
Type
s/t/s
in
in
o/d
Type
s/t/s
s/t/s
s/t/s
o/d
in
in
in
in
PCI Clock. The rising edge of this signal is the reference upon which all other signals are based except for
RST# and INTA#. The maximum PCLK frequency for the S5920 is 33 MHz and the minimum is DC (0 Hz).
Reset brings the S5920 to a known state:
- All PCI bus output signals tri-stated.
- All open drain signals (i.e., SERR#) floated.
- All registers set to their factory defaults.
- Pass-Thru is returned to an idle state.
- All FIFOs emptied.
Parity Error. Only for reporting data parity errors for all bus transactions except for Special Cycles. It is
driven by the agent receiving data two clock cycles after the parity was detected as an error. This signal is
driven inactive (high) for one clock cycle prior to returning to the tri-state condition.
System Error. Used to report address and data parity errors on Special Cycle commands and any other
error condition having a catastrophic system impact. Special Cycle commands are not supported by the
S5920.
Frame. This signal is driven by the current bus master to indicate the beginning and duration of a bus
transaction. When FRAME# is first asserted, it indicates a bus transaction is beginning with a valid
addresses and bus command present on AD[31:0] and C/BE[3:0]. Data transfers continue while
FRAME# is asserted. FRAME# de-assertion indicates the transaction is in a final data phase or has
completed.
Initiator Ready. This signal is always driven by the bus master to indicate its ability to complete the cur-
rent data phase. During write transactions, it indicates AD[31:0] contains valid data.
Target Ready. This signal is driven by the selected target to indicate the target is able to complete the
current data phase. During read transactions, it indicates AD[31:0] contains valid data. Wait states
occur until both TRDY# and IRDY# are asserted together.
Stop. The Stop signal is driven by a selected target and conveys a request to the bus master to stop the
current transaction.
Lock. The lock signal provides for the exclusive use of a resource. The S5920 may be locked by one
master at a time.
Initialization Device Select. This pin is used as a chip select during configuration read or write transac-
tions.
Device Select. This signal is driven by a target decoding and recognizing its bus address. This signal
informs a bus master whether an agent has decoded a current bus cycle.
Interrupt A. This signal is defined as optional and level sensitive. Driving it low will interrupt to the host.
The INTA# interrupt is to be used for any single function device requiring an interrupt capability.
Description
Description
Description
Revision 1.02 – April 12, 2007
Data Book
DS1596
35