MC68MH360ZP33L Freescale Semiconductor, MC68MH360ZP33L Datasheet - Page 634

IC MPU 32BIT QUICC 357-PBGA

MC68MH360ZP33L

Manufacturer Part Number
MC68MH360ZP33L
Description
IC MPU 32BIT QUICC 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360ZP33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68MH360ZP33L
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC68MH360ZP33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68MH360ZP33LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Management Controllers (SMCs)
7.11.14.6 SMC MONITOR CHANNEL TX BD. The CP reports the information about the
monitor channel transmit byte using this BD.
R—Ready
L—Last (EOM)
AR—Abort Request
Bits 12–10—Reserved
DATA—Data Field
7.11.14.7 SMC C/I CHANNEL RECEIVE BUFFER DESCRIPTOR (RX BD). The
reports information about the C/I channel receive byte using this BD.
E—Empty
Bits 14–8,1-0—Reserved
7-310
15
15
This bit is valid only when the SMC implements the monitor channel protocol. When this
bit is set, the SMC will first transmit the buffer’s data and then transmit the end-of-mes-
sage (EOM) indication on the E-bit.
This bit is valid only when the SMC implements the monitor channel protocol. This bit is
set by the SMC when an abort request is received on the A-bit. The SMC transmitter will
transmit the EOM on the E-bit after an abort request is received.
These bits should be cleared by the user.
The data field contains the data to be transmitted by the SMC on the monitor channel.
These bits should be cleared by the user.
R
E
0 = This bit is cleared by the CP after transmission. The Tx BD is now available to the
1 = This bit is set by the CPU32+ core to indicate that the data byte associated with
0 = This bit is cleared by the CP to indicate that data byte associated with this BD is
1 = This bit is set by the CPU32+ core to indicate that the data byte associated with
14
14
L
CPU32+ core.
this BD is ready for transmission.
now available to the CPU32+ core.
this BD has been read.
AR
13
13
Additional data received will be discarded until the E-bit is set.
12
12
11
11
Freescale Semiconductor, Inc.
For More Information On This Product,
10
10
MC68360 USER’S MANUAL
Go to: www.freescale.com
9
9
NOTE
8
8
7
7
6
6
5
5
C/I DATA
4
4
DATA
3
3
2
2
MOTOROLA
1
1
CP
0
0

Related parts for MC68MH360ZP33L