MC68MH360ZP33L Freescale Semiconductor, MC68MH360ZP33L Datasheet - Page 282

IC MPU 32BIT QUICC 357-PBGA

MC68MH360ZP33L

Manufacturer Part Number
MC68MH360ZP33L
Description
IC MPU 32BIT QUICC 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360ZP33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68MH360ZP33L
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC68MH360ZP33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68MH360ZP33LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
System Integration Module (SIM60)
PIV7–PIV0—Periodic Interrupt Vector
6.9.3.7 PERIODIC INTERRUPT TIMER REGISTER (PITR). The PITR contains control for
prescaling the SWT and PIT as well as the count value for the PIT. This register can be read
or written at any time. Bits 15–10 are not implemented and always return zero when read.
A write does not affect these bits.
SWP—Software Watchdog Prescaler Control
PTP—Periodic Timer Prescaler Control
PITR7–PITR0—Periodic Interrupt Timer Register
6-38
RESET:
15
These bits contain the value of the vector generated during an interrupt acknowledge cy-
cle in response to an interrupt from the PIT. When the SIM60 responds to the interrupt
acknowledge cycle, the periodic interrupt vector from the PICR is placed on the bus. This
vector number is multiplied by 4 to form the vector offset, which is added to the VBR in
the CPU32+ to obtain the address of the vector.
This bit controls the SWT clock source as shown in 6.9.3.5 System Protection Control
Register (SYPCR). The SWP reset value is the inverse of the MODCK1 pin state on the
rising edge of reset.
This bit contains the prescaler control for the PIT. The PTP reset value is the inverse of
the MODCK1 pin state on the rising edge of reset.
These bits contain the remaining bits of the PITR count value for the PIT. A zero value
turns off the PIT. These bits may be written at any time to modify the PIT count value.
0
0
0 = SWT clock is not prescaled.
1 = SWT clock is prescaled by a value of 512.
0 = PIT clock is not prescaled.
1 = PIT clock is prescaled by a value of 512.
14
0
0
13
0
0
Table 6-6. Periodic Interrupt Request Level Encoding
PIRQL2
12
0
0
0
0
0
0
1
1
1
1
Freescale Semiconductor, Inc.
11
0
0
For More Information On This Product,
PIRQL1
10
0
0
0
0
1
1
0
0
1
1
MC68360 USER’S MANUAL
MODCK
Go to: www.freescale.com
SWP
1
9
PIRQL0
MODCK
PTP
1
8
0
1
0
1
0
1
0
1
PITR7
7
0
PIT Disabled
Interrupt Request Level 1
Interrupt Request Level 2
Interrupt Request Level 3
Interrupt Request Level 4
Interrupt Request Level 5
Interrupt Request Level 6
Interrupt Request Level 7
PITR6
Interrupt Request Level
6
0
PITR5
5
0
PITR4
4
0
PITR3
3
0
PITR2
2
0
SUPERVISOR ONLY
MOTOROLA
PITR1
1
0
PITR0
0
0

Related parts for MC68MH360ZP33L