Z85C3010PSG Zilog, Z85C3010PSG Datasheet - Page 59

• Manufacturer Part Number: Z85C3010PSG
• Description: IC 10MHZ Z8500 CMOS SCC 40-DIP
• Manufacturer: Zilog
• Series: SCCr

Specifications of Z85C3010PSG

• Processor Type: Z80
• Features: Error Detection and Multiprotocol Support
• Speed: 10MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Cpu Speed: 8MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 85
• Rohs Compliant: Yes
• Clock Frequency: 10MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3934; Z85C3010PSG

SCC™/ESCC™ User’s Manual
Interfacing the SCC/ESCC
2.5 BLOCK/DMA TRANSFER (Continued)
Once the FIFO is locked, it allows the checking of the Re-
ceive Error FIFO (RR1) to find the cause of the error. Lock-
ing the data FIFO, therefore, stops the error status from
popping out of the Receive Error FIFO. Also, since the
DMA request becomes inactive, the interrupt (Special
Condition) is serviced.
2-40
D7- D0
PCLK
/REQ
AD7-AD0
/RD
PCLK
/REQ
/DS
/AS
WR8
Receive Data
Figure 2-33. Z80X30 Receive Request Release
Figure 2-34. Z85X30 Receive Request Release
Receive Data
Once the FIFO is unlocked by the Error Reset command,
/REQ again follows the state of the receive buffer.
In the case of the Z80X30, /REQ goes High in response to
the falling edge of /DS, but only if the appropriate receive
buffer in the SCC is accessed (Figure 2-33). In the case of
the Z85X30, /REQ goes High in response to the falling
edge of /RD, but only when the appropriate receive buffer
in the SCC is accessed (Figure 2-34).
UM010901-0601